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SUMMARY
Transistor inverter design, using c 1osed-loop, pulse- 
width modulation control techniques, is considered. The 
technique of slitwidth modulation is adopted, to develop 
a sinusoidal voltage-source inverter.
Inverter design requires a trade-off between high 
efficency power conversion, and low output distortion. 
The lowest switching frequency that provides acceptable 
harmonic distortion is the optimum. Developments in 
monolithic Darlington power transistor technology have 
enabled utilisation of low power base drive circuits. A 
240 volt, 50Hz voltage-source inverter, operating from a 
nominal 96 volt d.c. supply, with worst-case efficiency 
of 75%, is demonstrated.
Control loop phase-lead compensation reduces sensitivity 
to load variation. The inverter operates with full-load 
power factors between 0.4 leading and lagging. No har­
monic voltage component exceeds 1% of the fundamental.
The versatility of controlling inverter based equipment 
with a microcomputer, is addressed. This enhances the 
reconfiguration capability of the equipment, achieving 
maximum system utilisation.
The implementation of a sinusoidally - modulated current 
limit regime, enables the voltag e - s o u r c e  inverter to 
operate in a control led-current mode. It allows a shunt 
connection of inverter and load to the primary a.c. 
power supply.
The configuration forms the basis of incorporating the 
slitwidth inverter, with microcomputer supervisory con­
trol and health monitoring, into a multi-function power 
conditioning system. The regenerative nature of the 
slitwidth inverter, in the c o n t r o 1 1 ed-current mode, 
allows bi-directional power flow between inverter and
a.c. supply. Power can be "exported" from d.c. source 
batteries to the load, or "imported" from the a.c. 
supply to charge the batteries. The power conditioning 
system is able to perform Static VAr Compensation of the 
mains-fed load, or to act as a UPS, providing continuous
a.c. to the load.
SYMBOLS AND ABBREVIATIONS
abs — absorption
a.c. - alternating current
A - Amperes, op-amp
ADC - analogue-to-digital converter
AYR - automatic voltage regulator
BJT - bipolar junction transistor
C - capacitor, comparitor
CMOS - complementary metal oxide semiconductor
CPU - central processor unit
db - decibel
d.c. - direct current
D - diode
DAC - digital-to-analogue converter
DSO - digital storage oscilloscope
e - voltage error
E - error signal, system voltage
EIV - effective inverter voltage
EPROM - eraseable PROM
free - freewheel
F - Farad
GTO - gate turn-off thyristor
H - Henry
Hz - Hertz




k - kilo (10+^)
L - inductor
m - milli (10"3)
M — mega (10^^^
11
n - nano (10 ^ )
OVL - overvoltage limiter
p - pico (10
p.f. - power factor
PIG - parallel input/output device
PLL - phase locked loop
PROM - programmable ROM
PWM - pulse width modulation
regen - regeneration
rms - root mean squared value
R - resistor, read strobe, relay
RAM - random access memory
ROM - read only memory
s - seconds
S - switch, current shunt
SCR - silicon controlled rectifier
SOAR - safe operating area
SVC - static VAr compensation
t - time
T - time constant, transistor
TTL - transistor - transistor logic 
ja - micro (10 ^ )
UPS - uninterruptible power supply
V - volts
V - voltage
VAr - volt-Amperes reactive
VCO - voltage controlled oscillator
VDU - visual display unit
VR - variable resistor
w.r.t - with respect to
W - Watts, write strobe
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1. INTRODUCTION
1.1 Electrical Energy
In 1831 Michael Faraday made his fundamental discovery 
of electro-magnetic induction, demonstrating that 
electricity could be generated by mechanical means. 
But some years were to pass before machinery was 
a v a i l a b l e  for the commercial production of e l e c ­
tricity. In the following forty years, came develop­
ments in both generation and utilisation.^
There was progress in the de v e l o p m e n t  of dynamos for 
direct current generation. In 1871, Gramme produced a 
dynamo which enabled the industrial generation of 
electricity to be considered practical. After changes 
and improvements, this machine became the first gener­
ator to be used commercially. Such was the intensity 
of activity in this field, that in 1881, the first 
public supply of electricity used for street lighting, 
was closely followed by the opening of the first steam 
power station in this country, providing direct cur­
rent to both private consumers as w e l l  as for public 
lighting.
This was followed by the a 1 t e n a t o r , a generator of 
a.c. power. The fact that a.c. power could be gener­
ated and distributed at higher voltages, then subse­
quently reduced by voltage transformers for domestic 
appliances, in an efficient manner, attributed much to 
its establishment and sucess. By 1885, construction 
of a generating station in London was underway. The 
plant, with a capacity of lOOOkW, supplied alternating 
current at 2500 volts, to which each consumer was 
connected via a transformer. Further developments
resulted in the generation of 3-phase supplies, giving 
rise to the first public supply of 3-phase current at 
the turn of the century.
Hence electricity, the obedient, invisible, and power­
ful servant was established as a convienent way of 
distributing energy to many consumers. The extent of 
the impact that this was to h a v e  on 20th century life, 
society, industry and science was yet to be fu l l y  
realised.
1.2 Power Conversion
Once the supply of electricity was established, a pro­
liferation of industrial processes and domestic elec­
trical applicances were soon to follow. Most required 
electrical energy conversion to other forms of energy 
to be used in such areas as lighting, heating, mechan­
ical work and information processing. In some indus­
tries, where electricity is used in its original form, 
e.g. electro-plating in the electro-chemical and metal 
industries, the standard low frequency a.c. distribu­
tion is not always directly applicable. Likewise many 
electrical energy conversion processes are inefficient 
if fed from the domestic fixed voltage, fixed fre­
quency supply. Examples here include a.c. motors and 
certain types of induction heating equipment.
In these electrical energy applications the consumer 
pre-requisite is most often that of varying and c o n ­
trolling the rate of energy conversion to produce the 
desired response with maximum efficiency. It is in 
fulfilling such requirements that the power converter 
had its origins.
1.3 Power Converters
Power converters are called upon to control the rate 
of power flow from a supply to one or more loads, to 
be capable of modifying the form of the supply to the 
load (e.g. a.c. to a.c. conversion), or both.
Since power converters are devices interposed between 
a source of electrical energy and the load which 
u s u a l l y  converts that energy into some other form, 
their efficiency is of utmost importance to the power 
system in total. Energy consumed in the conversion  
process represents a part of the cost of a service or 
product. This overhead must obviously be minimised as 
the cost of energy climbs the ever increasing price 
spiral.
Although power conversion and regulation may be imple­
mented by means of linearly controlled devices, they 
are notoriously inefficient in such applications. The
maximum theoretical efficiency of a Class A amplifier
2for example is 50%, that of Class B, 78% and a l ­
though Class C amplifiers are capable of higher effic­
iencies, sometimes exceeding 90% , their respective  
efficiencies, for large signal operation are in prac­
tice much lower; t y p i c a l l y  less than 25% , 65% and
3 480%. * Dispite the latter efficiencies, harmonic 
distortion results from large signal amplification and 
in practice linear amplifiers are of distinctly lim­
ited usefulness as efficient power converters.
In contrast, the perfect switch is lossless. It car­
ries current at zero voltage whi l s t  closed and sup­
ports voltage at zero current w h i l e  it is open. With 
these advantages the concept of the switching power 
converter has extensive potential.
1.4 Historical Development of Power Converters
Practical electricity supplies soon gave rise to de­
velopments in the area of its utilisation. Among more 
industrial based products the d.c. motor was developed 
from an extension of the dynamo principle, a l l o w i n g  
conversion of electrical energy to mechanical work 
wherever required; mills, mines and factories. Follo­
wing developments in a.c. power theory and generation, 
Tesla, after considerable research, went on to produce 
the a.c. induction motor in the late 1880's, the 
forerunner of that employed today in so many indust­
rial and domestic applications.
Power controllers and converters of an electro-mechan­
ical nature were soon to follow with developments such 
as that by Ward-Leonard of a speed controller for d.c. 
m o t o r s , ^ ^  making possible numerous applications of 
electric motor drives not so far contemplated, for 
example, in colliery winding gear. These rotary power 
converters, using two-plus machines in a motor-genera­
tor configuration, allowed variable speed, four quad­
rant d.c. motor control, enabling the drive motor to 
act as a supplier of mechanical energy or to convert 
stored mechanical energy to e l e c t r i c a l  energy and 
return it back to the supply by acting as a generator 
in either direction of rotation.
Rotary converters and motor-generator sets were used 
on the railways in electric traction applications and 
in other applications such as high frequency induction 
heating for processes in the metal industry. The 
inherent disadvantage with dynamic conversion equip­
ment is that like all apparatus using moving parts it 
is subject to wear, thus requiring regular inspection.
maintenance and replacement. Power conversion effici­
ency is not always high, resulting in poor performan­
ce, e s p ecially at low powers. Sheer size also plays  
an important factor especially in mobile applications.
1.5 Switching Power Converters
Switching power converters were investigated and used 
long before the dawn of the semiconductor era.
The uni-directional electronic valve or rectifer was 
discovered and patented by Sir Ambrose Flemming as far 
back as 1904 and subsequent work produced the mercury 
arc rectifier, a device performing the rectification 
of alternating currents by means of vapour arc d i s ­
charge, and the grid controlled mercury arc tube, as a 
means of controlling the current arc between cathode 
and anode.^ However the first practical mercury arc 
rectifier incorporating control grids appears to have 
been developed in 1928.
Although fairly sucessful from a technical viewpoint, 
the mercury arc converters that emerged found only  
limited commercialisation due to a number of intrinsic 
performance limitations. Despite these problems, the 
desire for progress in the field of static power 
conversion saw the first use of mercury arc rectifiers 
for railway traction in 1930.
Attempts to produce d.c.- a.c. converters suffered 
through a lack of tecnical knowledge, and in the 
limitations of available devices. Mercury valves with 
holding arcs, and hot cathode thyratron tubes were 
found difficult to start with onl y  d.c. power a v a i l ­
able. Efficiencies were not high due to the large 
anode-cathode voltage drop, and high costs, question-
able r e l i a bility and excessive maintenance require­
ments caused technology to remain relatively dormant 
until new devices appeared. However, the possibilities 
of d.c. - a.c. conversion were emerging.
By the late 1930's, interest in mercury arc converters 
was g e n e r a l l y  on the wane, although in railway and 
traction applications progress certainly did not reach 
a standstill. In this period of activity with mercury 
arc rectifiers much work was done to establish the 
basic principles of converter technology; principles 
to be r e u s e d  l a t e r  w i t h  i m p r o v e m e n t s  in s w i t c h  
technology.
During the period of abeyance in mercury arc converter 
development, circa 1940 - 1950, another type of switch 
became prominent in power conversion technology. War­
time energies were channeled into the development, 
exploitation and commercialisation of the magnetic 
amplifier^ or c o n t r o l l a b l e  saturating reactor for 
various power conversion needs. Its use as an a.c.
switch enabled control of power flow to an a.c. load.
8 9The mechanical vibrator inverter ' also found a niche 
in small equipments during this period enabling the 
necessary high tension anode-cathode potentials to be 
generated for portable v a l v e  receiver-transmitters 
from a low voltage d.c. accumulator supply. Such con­
verters suffered from lower than desired efficiency, 
high cost and performance limitations which restricted 
market penetration.
In the 1950's the mercury arc converter was revived by 
a power conversion application of enormous potential; 
high voltage direct-current transmission. By this 
time, the development of reliable valves at suffici-
ently high voltage and current led to dicussion and 
commencement of the cross channel HVDC 1 ink. On the ^  
railways, experiments with a.c. supply using mercury 
arc rectifiers and d.c. motor drives were still con­
tinuing in 1953. Rissik,^ cites a comparison of a 
2000kW rectifier-inverter railway traction substation 
with a motor-generator substation of the same output, 
showing the former not only occupying less than 25% of 
the latter's floor space but also showing a signifi­
cantly greater o v erall power conversion efficiency, 
both at full and h a l f  load.
But a series of developments, only a few years before, 
were very soon to make an enormous and far reaching 
effect on power converter technology.
1.6 The Semiconductor Switch
The transistor, d i scovered by Bardeen, Brattain and 
Shockley in 1948, initially fabricated with germainium 
and subsequently with silicon, heralded the first 
generation of controlled semiconductor devices. Init­
ially of low power capability and although not applied 
to switched power converters for another 25 years, it 
provided the basis for other semiconductor switch 
spin-offs, resulting in an upsurge in the development 
and production of power electronic equipment using 
these new semiconductor devices.
In 1957, perhaps the single most important device of 
the suceeding 20 years was developed; the thyristor or 
silicon controlled rectifier. This solid-state "equi­
valent" of the grid controlled mercury arc valve with 
its superior performance characteristics, lower con­
ducting volt drop, faster switching, greater reliabil­
ity and lower maintenance needs swept away the mercury
arc valve in virtually all traditional converter app­
lications, including HVDC transmission,^^ and replaced 
both the Ward-Leonard set in d.c. drive applications 
and the magnetic amplifier. During these two decades, 
advancement in switching converter technology pioneer­
ed the way for the commercial realisation of compact,
reliable and efficient a.c. motor d r i v e s , c o m p u t e r
12and transmitter uninterruptible power supplies, in­
duction h e a t i n g , l i g h t i n g , a n d ,  by 1975, the thy­
ristor had penetrated the electricity utility industry 
with the development of the static VAr generator.
The thyristor, although a technical and commercial 
success was not free from limitations. Its latching 
nature and various switching problems caused converter 
designers to seek a l t e r n a t i v e s  for higher frequency 
and forced commutated converters. In an attempt to 
overcome these problems several thyristor derivatives 
appeared on the scene including the gate c o n trolled 
switch, the gate turnoff device and the reverse- 
conducting thyristor, none of which were entirely 
successful.
Towards the end of the 1970's, power transistors were 
sufficiently improved in capability to challenge the 
thyristor in low to medium power converters (i.e. 
several kilowatts). The power transistor of the eigh­
ties is a serious contender for many high power appli­
cations with devices capable of switching 450 A at 
voltages greater than 800 volts readily available.
In turn, starting in 1978 bipolar power transistors 
were challenged by the metal-oxide semiconductor field 
effect power transistor (MOSFET). Of course, it 
remains to be seen what further d e v e l o p m e n t s  in
8
semiconductor technology w i l l  ensue with constant 
research and improvments being made in all devices, 
diode, thyristor, gate-turnoff thyristor, transistor 
and MOSFET.
1.7 Power Supply and Conversion; The Future Trends.
The present indication is that the supply of primary 
fuels such as coal and oil, widely established as the 
prime mover for indirect conversion to electrical 
energy (a process that is becomming ever increasingly 
expensive), wil l  prove inadequate early in the next 
century.
Experiments were under way in the fifties with the aim 
of producing electricity by wind power and from direct 
conversion sources such as the solar cell and Hydrox 
fuel cell,^^ converting the primary form of reaction 
energy (sun,hydrogen and oxygen) directly to electric­
ity. Until the beginning of this decade such genera­
tion schemes have not proved of practical significance 
since the electricity production processes were gener­
ally inefficient and expensive for the results obtain­
ed. The increasing need for renewable energy source 
exploitation, however, will undoubtably result in
the search for higher efficiency electricity conver- 
17Sion processes.
Since most of these power source technologies are 
either inherent generators of direct current e.g. 
solar cell and fuel cell, or like the sun and wind are 
of a generally random and unreliable nature requiring 
d.c. storage, the potential for development and appli­
cation of switched power converters in the future 
looks most promising.
2. THE FUNDAMENTALS OF SWITCHED POWER INVERTERS
2.1 Introduction
Over the past twenty years, the design of the static 
d.c. to a.c. converter or inverter has advanced in 
parallel with the development of power semiconductors 
to such an extent that the inverter is now established 
as an acceptable industrial equipment. The desirable 
characteristics of power semiconductors, married with 
the advances in electronic control have provided more 
safeguards and functional sophistication than tradi­
tional alternatives allow. Thus, coupled with reduced 
size, improved performance and efficiency, the inver­
ter offers more versatility and flexibility than ever 
before.
2.2 Switching Principle
19The principle and advantage of relay control, (alte­
rnatively referred to as on-off or bang-bang control) 
has long been established and utilised in electro-
4mechanical controllers. With the development of the 
semiconductor it was und o u b t a b l y  clear that these 
principles could be applied and extended without the 
inherent disadvantage of the original mechanical con­
straints. On-off control is the operating principle 
involved in any system whose power element is switched 
between two or more discrete conditions as opposed to 
being adjusted proportionally in accordance with the 
error signal. Usual conditions are full forward, full 
reverse and off. The power semiconductor switch is 
ideally suited to this type of operation.
The advantages of using an on-off control system are 
threefold. Firstly the switch represents the simplest
10
possible amplifier and by being made to replace a 
complex, expensive and inefficient proportional power 
amplifier, the gain in reliablity is obvious. Second­
ly, on-off operation of the power element represents 
the most economical use of installed capacity since, 
theoretically, the power switch may always be utilised 
at its full rated output alth o u g h  in practice, with 
semiconductor switches, this is neither feasible nor 
desirable for device reliability. Thirdly, the prin­
ciple of on-off control has been considered by a
19 20number of workers, ' who have proved that, general­
ly, a system incorporating it is the time optimal 
system, i.e. it is able to provide the quickest output 
response to a required change of input.
An on-off system is defined as a system which at all 
times utilises maximum power and may be mathematical 1 y 
written in the following non-linear form;
U . = U .(sign of some function) 2.1opt max ^
where ;
is the optimum forcing variable
U is the maximum value of the forcing max
v a r i a b l e  (e.g. the d.c. v o l t a g e  
applied to an inverter bridge.)
The application of this pri n c i p l e  to converters and
inverters utilising the power semiconductor switch has
led to the derivation of Class AD, BD, and ABD opera- 
21 22tion. ' Moreover it has been shown that a signif­
icant improvement in efficiency is obtained in compar­
ison with conventional linear power amplifiers. In 
practice, the implementation of equation 2.1 results 
in an abrupt, unsatisfactory transient response at the 
output. Fourier analysis manifests this as a series
11
of load power components at a number of unwanted 
frequencies. Low pass filtering is consequently a 
requisite to effective operation.
2.3 The Choice of Semiconductor Switch
The heart of the switched power inverter must undoubt­
edly be the semiconductor power switch, the valve that 
enables defined power flow.
There is no definite and unique choice since the best 
solution wil l  depend on the application. The ideal 
switch displays the following characteristics:
(1) Fully controllable, requiring zero power consump­
tion to implement its function.
(2) Able to transfer from its on-state to its off- 
state in zero time with zero power consumption 
during transition.
(3) Has zero on-state impedance resulting in zero 
voltage drop whilst conducting current.
(4) Has infinite off-state impedance resulting in 
zero current flow whilst holding off voltage.
In practice, no such switch exists. The semiconductor 
switch requires varying degrees of complex drive, 
commutating circuitry and switching networks to per­
form the switching transition which takes a finite 
time and results in power loss in the switch and its 
associated circuitry. Real devices have an on-state 
voltage drop and pass a small leakage current whilst 
in the off-state. Over-voltage, over-current or a 
combination of both can either cause the switching 
device to fail directly, or indirectly, by producing a 
heating effect which results in subsequent irreparable 
damage.
12
In evaluating the switch for an application, it is not
o n l y  the cost of the switch, but also the integral
cost of switch, drive and protection that must be 
28considered.
Many semiconductor switches have been produced but the 
main contenders for the power inverter of the eighties 
are the transistor, Darlington transistor, thyristor, 
and more recently, with volume production of suffici­
en t l y  high power field-effect transistors, and the 
technology to overcome the inherent device and drive 
pr o b l e m s  of the gate turn-off thyristor, the power 
semiconductor switch scenario is further enhanced.
2.4 Comparison of Devices for Inverter Applications
It is not intended to present a comprehensive survey 
of all available semiconductors, since extensive re­
search in the areas of power semiconductor technology 
provides much detail and discussion on the character­
istics and r e l a t i v e  merit of each device. In this 
section a short appraisal of relevant devices is un­
dertaken with the view of qualifying the choice of 
device for the inverter developed in this work.
2.4.1 Thyristor
The thyristor or silicon controlled rectifier, has 
been the main-stay of power converter switch technol­
ogy for the major part of its evolution and still 
remains the onl y  appropriate device for very high 
voltage, high current switching applications to­
d a y . B e i n g  by design a regenerative device, 
requiring a low power drive current to bring about 
conduction, its latching characteristic is not an 
a d v a n t a g e  for inverter use, and it is necessary to
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implement forced commutation, resulting in increased 
power circuit complexity and slower switching speeds. 
Protective networks are required to prevent the thy­
ristor from turning back on subsequent to commutation. 
Thyristors do possess high surge capability and can be 
protected against overload by semiconductor fuses.
Two advancements made in thyristor technology, which 
are only now being established industrially, are the 
gate turn-off thyristor (GTO),^^ and the asymmetric 
power thyristor (ASCR).^^'^^ GTO's are similar to 
conventional thyristors in their latching characteris­
tic, but differ in their ability to interrupt current 
flow by application of an appropriate gate signal, 
thus eliminating the necessity of a forced commutation 
circuit. Although possessing the beneficial qualities 
of the thyristor, and exhibiting faster turn-off 
speeds, the GTO gate drive is required to supply 
consid e r a b l y  larger turn-on and turn-off currents. 
The ASCR is a conventional SCR in all senses, with the 
exception that switching speed has been increased at 
the expense of reverse blocking capability.
2.4.2 Power Transistor
The single and Darlington pair transistors are well
established in low to medium power switching applica- 
27tions. The transistor is a non-regenerative switch­
ing device requiring a continous application of drive 
current throughout its conduction period. As a switch, 
the transistor requires low col lector-emitter and 
base-emitter saturation voltages to minimise on loss, 
high switching speed to minimise switching loss and 
high gain to minimise base drive requirements.
It is unfortunate that this set of requisites cannot
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be totally achieved in one transistor configuration. 
Low saturation voltages and high switching speed can 
be obtained with single power transistors but device 
current gain is low, requiring a high base drive 
current and consequential driver circuit losses. The 
Darlington transistor however, exhibits high gain but 
at a price, namely, increased saturation voltages and 
switching times, although the state-of-the-art has 
reduced switching turn-off time to less than one mic­
rosecond. With a Darlington transistor, the losses 
are transferred from the driver to the device.
Transistors have low o v e r l o a d  capability, and will 
come out of saturation if c o l l e c t o r  current rises 
above that which the base current can sustain. Desat­
uration can cause the power transistor to overheat and 
may result in destruction of the device. Although they 
cannot be protected by present fuse technology, tran­
sistors have the advantage that fault detection, reac­
tion time is short, due to the ab i l i t y  of the trans­
istor to turn-off rapidly. A c t i v e  protection in the 
form of desaturation or over-current monitoring, with 
feedback to the drive control circuit, can immediately 
force the drive into the off state should such instan­
ces occur.
2.4.3 MOSFET
Until quite recently the medium power MOSFET was a 
relative newcommer to the power semiconductor device 
scene and hence expensive. Significant improvements 
have been achieved through intense development work in 
the last few years and at the time of writing, power 
MOSFETs are becomming serious contenders with existing 
bipolar junction transistor and Darlington transistor
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technology, by virtue of their desirable characteris­
tics, for medium power applications. M u l l a r d  Ltd., 
for example, presently produce a MOSFET device capable
of handling 40 A at up to 500 v olts in the industry
23standard TO-3 package, and even higher voltages and 
currents are available from other manufacturers.
The MOSFET, like the bipolar junction transistor 
(BJT), is a non-regenerative device, requiring con­
stant drive throughout its desired conduction period. 
Being a majority carrier device, its dynamic p e r f o r ­
mance is not degraded by the turn-off delay caused by 
minority carriers, as in the conventional BJT. The 
blocking of power FETs occurs directly after the dis­
charge of the gate capacitances. This results in much 
improved switching speeds, although some trade-off is 
apparent, since the device resistance remains higher 
than desired whilst in the conducting state. This 
factor increases significantly with higher voltage 
MOSFETs with a consequential increase in on-state 
losses.
Although inherently a voltage driven device, the input 
capacitance is of the order of InF requiring a low 
impedance gate drive source in order to realise high 
speed switching. In comparison with the BJT, the turn 
off aspects and subsequent drive requirement are dim­
inished. Also the MOSFET exhibits thermal character­
istics which behove its application to power switching
29and increase its ruggedness.
As a result of a continual direction of energies into 
device improvement, a new development was announced in 
late 1982, viz the Insulated Gate Transistor (IGT), a 
bipolar device effectively combining the benefits of
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the high input impedance of the MOSFET with the low 
on-state loss of the BJT.^^'^^ The attraction of such 
a device, enabling marked reductions in both driver 
and device loss is obvious.
2.5 The Inverter Switch
The above resume has highlighted the relative merits 
of presently available semiconductor devices suitable 
for inverter switch applications.
The thyristor was not considered for the low power 
inverter described in this thesis, due to its main 
disadvantage in fast, controlled switching, namely the 
requirement of power level commutation circuitry. The 
GTO and the MOSFET were both considered but it was 
felt that at the time of project commencement the 
state of technology was not as advanced as it is 
today. Although suitable GTO devices were certainly 
a v a i l a b l e  to model the inverter, it is only in the 
last couple of years that advances have been made in 
the areas of drive circuitry and switching speed. 
Similarly, the MOSFET with its ease of drive and fast 
switching capability was only available in small power 
units, although such would have been adequate for this 
project.
All that remains is the transistor and D a rlington  
transistor and since considerable work has been carr­
ied out in the realm of transistor base drive design
and implementation at the University of Bath, School
32 33of Electrical Engineering, ' it was concluded ad­
vantageous to benefit from this research. Adequate 
speed and power rating, combined with a weal t h  of 
devices and manufacturers from which to select, endor­
sed this decision.
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Further, the advantages of the monolithic Darlington 
transistor with its electrical characteristics emulat­
ing some of the desirable characteristics of the MOS­
FET, namely high power gain and low power drive requi­
rements, and present technological advances serving to 
minimise both switching and on-state losses, are of 
notable importance. Its mechanical configuration being 
simply that of a three terminal transistor device and 
the ability to adapt its base d r i v e  circuitry with a 
minimum of redesign, e s t a b lished it as the switching 
device for this application.
2.6 Inverter Switching Techniques and Output Waveforms
The switching technique o r i g i n a l l y  established for 
inverters, applied particularly in the field of induc­
tion motor drives and induction furnaces, produced a 
square-wave output. This output, although marginally 
acceptable for the motor drive applications, is rich 
in odd harmonics. Unl e s s  sufficient filtering is em­
ployed, which itself results in losses, the large 
harmonic content causes torque ripple and excessive 
heating in the motor. These detrimental effects were 
somewhat reduced by use of the six-step or q uasi­
square wave technique which result in removal of the
4third harmonic in the output. The w a v e f o r m  purity 
requirements for an induction machine are not very 
stringent over most of its operating range. From full 
speed down to 30% speed the induction motor will, with 
some derating a l l o w a n c e  for heating, quite readily 
tolerate six-step waves. At very low speeds and 
excitation frequencies they cause cogging, that is the 
development of motor and shaft oscillations or rotary 
pulsations, which may cause damage to motor drive 
train and detrimentally affect the controlled process.
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Inverters utilising these switching techniques were 
not suitable for use in uninterruptible power supply 
systems, since the output voltage is always required 
to be a high quality, low distortion sinusoid. Ferro- 
resonant inverters were a popular means of achieving 
the desired waveform purity in earlier systems. The 
systems were based on the principle of the square-wave 
inverter interfaced to a ferro-resonant regulating and 
waveshaping transformer, a tuned circuit with reson­
ance at the desired output frequency. Despite their 
bulk, cost and inefficiency an almost pure sinewave 
output was obtainable.
Pulse width modulation techniques (PWM), are now wide­
ly established in almost all applications requiring a 
waveshape that is low in harmonics. In essence, by 
m u l t i p l e  switching to increase the number of pulses  
per output cycle the lower harmonics can be eliminat­
ed. The unwanted harmonics appear as components of 
the modulation process at much higher frequencies than 
that of the required output fundamental, and although 
filtering is necessary, its size is greatly reduced 
and hence is easier to implement.
Many PWM techniques exist as a result of prol i f i c  
research to produce the optimum inverter output wave­
form as efficiently as possible. As the number of 
switching instances per cycle of output increase so do 
the switching device losses, hence the inverter effi­
ciency decreases. Conversely, the lower the switching 
frequency, the larger the amplitude of the low order 
harmonics in the inverter output and hence the requir­
ement for a larger sized load filter, with its corres­
pondingly lower efficiency. Therefore, it is essenti­
al for the optimum performance of the overall system.
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to identify PWM techniques that provide maximum low- 
order harmonic attenuation with a minimum switching 
frequency. E arly PWM techniques d e v e l o p e d  included 
multiple pulse-width control, selected harmonic 
r e d u c t i o n , ^ ' a n d  harmonic neutralisation.^^'
The principle of harmonic neutralisation, although 
still used in very high power systems (e.g. 0.1 M VA 
upwards) is not economic at lower powers because of 
the number of switching devices required. A number of 
square wave, single-phase inverters whose outputs 
supply a special m u l t i p le-primary transformer, are 
switched in sequence so that the sum of the output 
results, at the secondary terminals, in a stepped wave 
approaching a sinusoid. The greater the number of 
inverter units, the greater the number of steps in the 
output wave , hence increasing the number of harmonics 
eliminated.
The other two techniques mentioned above have been 
developed into the present sampled and optimal strate­
gies which can be implemented using microprocessor 
control and firmware look-up table methods.
Optimal PWM,^^'^^ or Programmed PWM as it is some­
times known, has been considered t h e o r e t i c a l l y  for 
some time, although the on-line computational facili­
ties required to provide dynamically the desired re­
sponse, are only now becomming available with the la­
test, faster generation of microprocessor circuits. 
The aim of this type of strategy is to produce the 
optimum performance for a given set of criteria e.g. 
minimisation of particular harmonics, or the reduction 
of harmonic current or voltage distortion. Since 
real-time computation requires very fast processing
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and large processor overhead, the cost of such an 
implementation is often excessive, and more so if m u l ­
tiprocessor techniques are required to obtain adequate 
processing p o w e r . A simpler but less flexible ap ­
proach is that of pre-programmed modulation. The 
performance algorithm is processed off-line on a main­
frame digital computer in order to determine the swit­
ching instants and so generate the waveform. The swit­
ching waveform is subsequently stored in microproces­
sor memory, or pre-programmed in PROM enabling on-line 
generation of the pulse patterns required to produce 
optimum performance with the given set of criteria.
In contrast to this technique the natural sampled PWM 
strategy/*^ is easily generated and implemented in 
analogue circuitry. A high frequency triangular car­
rier wave is compared with a sinusoidal reference, the 
modulating signal, at the desired fundamental output 
frequency. The intersections of the carrier with the 
modulating function define the switching instants of 
the modulated pulse train. The width of each pulse is 
dependent on the amplitude of the modulating wave at 
the instants of pulse transistion. The triangular  
carrier wave usu-ally has a fixed amplitude and the 
ratio of sinewave to carrier amplitudes is termed the 
"modu1ation-index". The value of this index defines 
the fundamental inverter output voltage and if increa­
sed above unity, will result in a non-sinusoida1 out­
put with appreciable low-order harmonic content.
A third type of PWM, namely regular or uniform samp- 
1 i n g , 52-53 bg^n proposed more recently. In
implementing this strategy, the modulating wave has a 
constant amplitude during each carrier sample. Hence 
the resulting pulse widths are proportional to the
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amplitude of the modulating wave at uniformly spaced 
sampling times. Since this technique is a digital 
technique it is more suited to microprocessor imple­
mentation than natural sampling, which is basically an 
analogue technique.
2.7 Slitwidth Modulation
Slitwidth modulation (also referred to as hysteresis, 
threshold or relay modulation) is inherently a simple 
PWM technique which is not considered by the majority 
of workers. Of those who h a v e  recognised its a d v a n ­
tages, most work has been done in its application to 
current sourced inverters for motor drive a p p l i c a ­
tions.^^ The work described in this thesis devel­
ops the slitwidth technique for application to voltage 
source inverters of the type more often associated 
with the fixed frequency, fixed output voltage re­
quirements of uninterruptible power supply systems.
35Some critics of this technique, are pessimistic in 
their approach, exemplified in such statements as, 
"... not only is the technique more difficult to 
implement than simple PWM but also very poor spectral 
results are produced." The former comment is at least 
disputable and results presented in this work must 
surely serve to discredit the latter.
2.8 PWM Versus Slitwidth Modulation
PWM in its simplest form requires accurate generation 
and synchronisation of triangular and sinusoidal wave­
forms. A disadvantage with all but the expensive, 
real-time computational, optimal strategies, is that 
since the switching sequences are pre-defined and thus 
can only be modified by changing the modulation index.
22
the resulting transient performance is dependent on 
the properties of the control function and can never 
equal that of the slitwidth modulator.
The benefits of using slitwidth modulation in current 
fed applications, and in particular, its application 
to induction motor drives, where the current is the 
controlled parameter, hav e  been we l l  documented in 
various l i t e r a t u r e . T h e  leakage inductance of the 
motor itself is u s u a l l y  sufficient to perform the 
required current waveform filtering (c.f. section 2.2) 
without the need to include extra filtering. The in­
verter switching frequency is determined by hysteresis 
in the control and comparison circuits, the motor 
stator plus rotor leakage inductance and the d.c. link 
voltage. The output switching frequency ripple is 
defined by the width of the hysteresis dead-zone and 
switching operations only take place if they are ne­
cessary to constrain the motor current within the 
zone. It is true that in some a p p lications the re­
sulting variation in switching frequency may not be 
acceptable, though g e n e r a l l y  this is the exception 
rather than the rule. Finally, the transient perfor­
mance of the controlled current slitwidth inverter is 
extremely good, since any change in the desired load 
current may be forced by the full bridge supply 
voltage.
In applying these techniques to c o n t r o l l e d  voltage  
inverters, with a varied range of loads, the salient 
characteristics mentioned above are neither so appar­
ent nor easily implemented. Low pass filtering is 
required to satisfy all load conditions and both the 
load and the filter must be considered as the entity 
which replaces the induction motor in the controlled
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current inverter. Since it is current which produces 
the controlled load voltage, the controlled parameter 
is effectively one step removed from the driving para­
meter. Combined with the resonant effects of the 
load-filter combination, the switching frequency and 
ripple are not easily constrained and load v o l t a g e  
overshoot can occur. In terms of transient response, 
it is only the load-filter current that is forced by 
the full bridge supply, not the load voltage.
Chapter Three describes the d e v e l o p m e n t s  used to 
overcome these problems in the implementation of a 
controlled voltage inverter.
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3. CONTROL STRATEGY FOR THE TRANSISTOR SLITWIDTH INVERTER
3.1 Introduction
The inverter is a specific type of power converter, 
implementing d.c to a.c conversion. The type of d.c 
supply depends to a greater extent on the inverter 
application. It may derive from a rectified mains 
source, or a l t e r n a t i v e l y  a set of batteries, pre­
charged or float charged during inverter operation, 
can be employed. Likewise, the inverter a.c. output 
may, according to application, be of the current or 
voltage source type, with controlled variable current- 
frequency, v o Itage-frequency characteristics, or of 
the type described in this work, viz fixed-voltage, 
fixed-frequency output.
The basic configuration of an inverter system is shown 
in figure 3.1, and comprises load, power filter, 
static power inverter and control circuits. The 
static power inverter is configured as a set of power 
semiconductor switch "arms". Each consists of power 
switching components, associated drive circuits, pro­
tection circuits and power supply. The power filter, 
incorporating the bridge output transformer, forms an 
integral part of the power train, attenuating conver­
sion process ripple to an acceptable level. The elec­
tronic control circuits b a s i c a l l y  compare the input 
signals, implement the slitwidth switching strategy 
and produce the required p u l s e  signals for the power 
inverter drives.
Figure 3.2 shows three voltage source power inverter 
configurations. The circuit in figure 3.2a operates 
in "push-pull" mode and although it only requires two
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switching "arms", each transistor-diode pair must be 
sized to withstand voltages at least twice that of the 
d.c. supply.^ The bridge circuits (figures 3.2b-c), 
in theory only require devices to support the supply 
voltage although in practice higher voltages result 
during switching. The bridge configuration also 
allows implementation of the so-called freewheel cycle 
for class ABD switching, resulting in an output wave­
form comparable with class AD switching (ie. no free­
wheel cycle) but with less transistor switching cycles 
per cycle of output, and hence reduced switching loss.
Recent advancements in device and drive technology, 
resulting in higher breakdown voltages and faster 
switching transistions, serve to make the 2 transistor 
push-pull inverter configuration very attractive and 
cost effective, not only in terms of power component 
requirement, but also through the reduction in the 
complexity of the control circuit logic, and the 
inherent increase in device fault protection afforded 
by the transformer primary h alf-winding between d.c. 
supply and device.
3.2 Inverter Specification
The inverter is designed to the following specifi­
cation which although purely qualitative in parts serves 
as the foundation for development work.
(a) D.C. input voltage range 86.4 volts to 112.8 
volts. This range corresponds to a 48 cell accu­
mulator operating from 1.8 v o l t s / c e l l  to 2.35 
volts/cell.
(b) Output voltage 240 volts +/- 5% a.c. single phase 
sinusoidal.












Maximum output 0.5 kVA.
Power conversion efficiency greater than 75%. 
Satisfactory operation with load power factors 
between 0.4 p.f. leading and lagging.
Satisfactory operation with non-linear loads.
Good transient response.
Low output voltage harmonic distortion.
Adequate protection again-st output circuit low 
impedance faults.
Adequate protection against switching faults. 
Isolated output lines.
3.3
The historical development of this inverter is based 
on research carried out at the University of Bath, 
School of Electrical Engineering, in the field of con­
trolled current slitwidth i n v e r t e r s . S i n c e  work 
in single phase applications utilising the four 
transistor bridge configuration was well documented, 
it was advantageous to implement the contr o l l e d  
voltage inverter using the same bridge configuration.
Power Flow States in the Controlled Current Inverter
The power flow states derived for the controlled cur­
rent inverter form the basis of the controlled voltage 
philosophy. The bridge circuit, figure 3.3, is made 
up of the ideal switches Sl-4, Dl-4 and an inductive 
load. Power flow can be defined in terms of three 
states for both positive and negative current flow. 
The arbitary directions of load voltage and current 
are defined in the figure.
When SI and S4 are closed, positive current increases 
in the inductive load, at a rate determined by the 
load time constant and supply voltage. This is
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positive "absorption" (figure 3.4a). If SI and S4 are 
both opened, the load current continues to flow by 
virtue of its stored energy. A negative voltage is 
induced across the load causing D2 and D3 to conduct, 
thus providing a path for the load current. The 
current circulates in such a direction as to return 
stored energy to the d.c. supply. The load is clamped 
at negative supply v o l tage until the current has 
decayed to zero, at which point D2 and D3 cease to 
conduct. This is defined as p ositive "regeneration" 
(figure 3.4b).
The third possible state, is the "freewheel" state. 
If after a positive absorption state only one of the 
switches, SI say, is opened, the induced voltage 
across the load causes D2 to become forward biased. 
Since the load has effectively been short circuited, 
the current in figure 3.4c decays at a rate determined 
sol e l y  by the time constant of the load.
Hence there is one state for increasing current in the 
load, and two states for reducing it. In a likewise 
manner, the respective negative states can be derived. 
The voltage and resulting current waveform for each of 
these positive states is shown in figure 3.5 where the 
initial load voltage is zero for the absorption state, 
and equal to the d.c. supply for the regenerative and 
freewheel states.
The load current follows exponential trajectories that 
can be defined in the following simple equations.
Positive Absorption
iload = Vsupply.(l-e-t/T) 3.1
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Positive Freewheel
-t/Tiload = VsugBÜ.e 3.2
Positive Regeneration
iload “ Ysugply-(2e"t/T_ l) 3.3
where T = L/R, is the load time constant.
It is the controlled combination of such states which 
produce the desired inverter output response.
3.4 Operation of the Controlled Current Inverter
The block diagram of a slitwidth inverter for pro­
ducing controlled load current is shown in figure 3.6. 
The instantaneous values of the current reference and 
load current are compared to generate an error signal. 
This error signal is processed by the switching modu­
l a t o r  to g e n e r a t e  the c o r r e c t  b r i d g e  s w i t c h i n g  
sequence, which in turn produces the desired power 
flow state (figure 3.4) and load current trajectory.
The switching modulator can be explained by reference 
to figure 3.7, showing a section of a positive current 
reference with switching boundaries defined about it. 
If the v alue of load current is less than switching 
boundary "1", a positive absorption state is decoded, 
causing the load current to increase on a trajectory 
of the form of figure 3.5a. When the v alue of in­
creasing current becomes greater than switching bound­
ary "2", a positive freewheel state is decoded causing 
the load current to decrease. If the freewheel cycle 
cannot reduce the stored energy in the inductive load 
sufficiently, and the current continues to increase 
above switching boundary "3", a positive regeneration
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State is decoded, forcing the load current to de­
crease, as the stored energy is returned to the 
supply.
If the reference is an a.c. waveform, (e.g. a sinu­
soid), the bridge switching signals required to imple­
ment the strategy, for both positive and negative 
reference half-cycles, and the actual devices con­
ducting, are shown in Table 3.1.
Table 3.1
Required State Switching Signals Devices Conducting
+ve absorption SI S4 SI S4
+ve freewheel - S4 D2 S4
+ve regeneration - - D2 D3
-ve absorption S3 S2 S3 S2
-ve freewheel - S2 D4 S2
-ve regeneration - - D4 D1
For correct inverter operation with this switching 
sequence, the load current must be continuous, i.e. 
the bridge switching period must be much shorter than 
the load time constant. Then the switching frequency, 
and hence load current ripple for a given load, may be 
altered by adjustment of the position of the switching 
boundaries about the reference.
3.5 Evolution of a Voltage Control Strategy from the 
Controlled Current Inverter
The initial controlled vo l t a g e  inverter bridge and 
output circuit is shown in figure 3.8. The circuit 
utilises an output transformer because it provides an 
isolated load circuit, a requirement of the inverter
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design specification. In ea r l y  experimental work it 
a l l - e v i a t e d  the need for extra circuits to overcome 
the common-mode signal problem that would result from 
feeding back a non-isolated load voltage signal (the 
controlled parameter) to the control and switching 
circuits.
Initially, controlled voltage was established by moni­
toring the voltage across a capacitive filter in para­
llel with the load, following the analogy of control­
ling current in an inductive load by applying the 
voltage steps described above. The output circuit 
contained minimal series filtering component L^, since 
the output transformer had a very low value of leakage 
inductance. To complete the analogy and obtain expo­
nentially changing voltage across a capacitor, a cur­
rent source is required. Since the bridge can only 
apply voltage steps, it was found that the controlled 
current switching strategy breaks down, in particular 
if the load is of an inductive nature. The inductive 
load, in conjunction with the capacitive filter forms 
a resonant circuit, resulting in discontinuous bridge 
current, whereas continuous bridge current is a p r e ­
requisite .
The effective output circuit is shown in figure 3.9, 
where the transformer is replaced by a simplified 
equvalent circuit, viz its leakage inductance, and an 
ideal transformer with 1:1 turns ratio. For particular
v alues (C^=16^F, Lj^^^^=23.7mH, ^ l o a d ” ^® Ohms) the
inverter produced the load voltage waveform shown in 
figure 3.10, and the corresponding bridge current 
(figure 3.11).
The controlled current inverter logic is defined assu­
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ming that positive bridge current will not occur dur­
ing a negative reference h a l f - c y c l e  and vice-versa. 
At a reference zero crossing, positive to negative 
say, point "X" in figure 3.11, the positive load 
voltage suddenly has opposite polarity, and a negative 
absorption state is decoded to "increase" the voltage 
negatively. Just after zero crossing, point "Y", the 
voltage has become more negative than required and 
clearly a corrective pulse of positive bridge current 
is required. But, as this is a negative half-cycle, 
the logic decodes a negative regeneration state, turn­
ing a l l  s w i t c h e s  off, in o r d e r  to d e c r e a s e  the 
absolute value of load voltage. This sequence causes 
a rapid reduction of negative bridge current (point 
"Z" in figure 3.11) via D1 and D4 at which point they 
become reverse biased. Hence, because of the discon- 
tinous current characteristic of the load, the trans­
former primary effectively becomes open circuited. 
Consequently the load and filter capacitor form an 
u nco ntrolled resonant circuit, and as no forcing 
function is applied, its stored energy decays as a 
function of the circuit alone, until the load voltage 
r e a c h e s  such a v a l u e  as to i n i t i a t e  a n e g a t i v e  
absorption cycle.
Two methods to overcome this p r o b l e m  are considered. 
The first is to introduce the series element into the 
filter (L^, figure 3.8) ensuring its inductance is 
sufficient to sustain continuous current for all loads 
required by the inverter specification. The second is 
to redesign the bridge switching strategy so allowing 
the bridge current to flow in the desired direction 
during the regeneration cycle. This is in fact requi­
site for non-unity power factor loads when, during at
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least part of the output v o ltage cycle, the load 
current and voltage have opposite polarities.
The double slitwidth p h i losophy of the c o n t r o l l e d  
current inverter (figure 3.7) gives rise to unaccept­
able load voltage ripple (figures 3.10, 3.11) and a 
revised switching boundary scheme is required.
3 .6 Desig_ ning the Voltage Controlled Inverter
3.6.1 The Output Power Circuit
It was observed that using the output power circuit of 
figure 3.9 with a revised switching strategy again 
resulted in an unsatisfactory load voltage waveform. 
The output contained large amplitude, high frequency 
switching transients around the voltage zero crossing 
points, s t i l l  c a u s e d  by c i r c u i t  reson a n c e ,  the 
switching modulator Class AD switching (absorption and 
regeneration cycles only), and the lack of bridge 
current regulation. The insertion of an inductor into 
the bridge current path, forming a low pass filter 
(figure 3.8), resulted in a decrease in the rate of 
change of bridge current and a marked improvement in 
the load voltage waveform. The fact that the low 
pass filter values effect the switching frequency of 
the inverter, puts a different emphasis on it to that 
of the fixed frequency PWM inverter. Here the switch­
ing frequency is fixed irrespective of the filter 
inductor - capacitor values, which serve to filter out 
the undesirable products of modul a t i o n  from the 
output.
It is clear from this work that a filter is a p r e ­
requisite for satisfactory inverter operation, but for 
the purposes of stability analysis and ripple control.
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it must be considered in conjunction with the load, 
and consequently designed to give the desired output 
response throughout the load range outlined in the 
inverter specification. Since there does not appear 
to be any published work available, detailing the 
design of filters with their specific constraints for 
slitwidth voltage output inverters, the filter used 
with this inverter has been designed from fixed fre­
quency, PWM inverter filter principles,^ and on a 
trial-and-error experimental basis.
The initial premise assumes that the bridge switching 
frequency wil l  not be less than IkHz. Choice of an L- 
C filter with a resonant frequency of approximately 
250Hz provides a normalised frequency of 0.2 at the 
fundamental (50Hz), hence minimal 50Hz attenuation, 
and a normalised frequency of 4 at the minimum switch­
ing frequency, providing 24db attenuation (12db per 
octave above resonant frequency).
A typical L-C filter and load circuit is shown in 
figure 3.12. Although the inverter switching frequen­
cy and output voltage ripple are dependent on the 
damping ratio of the filter components and load com­
bination as a whole, the choice of filter variables, 
as separate entities, affects the operation of the 
inverter in regard to its efficiency. The shunt 
capacitor element increases the total inverter output 
current. Similarly, the inductor series element pro­
duces a volt drop due to the passage of load current. 
Hence the bridge switching devices must be sized 
according to the maximum load and filter VA require­
ment. If the inductive element is excessive, the 
voltage drop across it at full load current may reduce 
the effective value of forcing voltage, causing dis-'
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tortion at the peaks of the load voltage waveform.
The basic considerations in designing a filter for the 
slitwidth inverter are as follows:
(a) Reduction of load voltage ripple to an acceptable 
limit (harmonic attenuation).
(b) Ensuring that the maximum safe switching frequen­
cy is not exceeded for the range of specified 
loads.
(c) Minimisation of VA requirements of the inverter.
(d) Minimisation of load v o l t a g e  regulation over 
specified load range.
(e) Minimisation of filter weight, size and cost.
In the design of the inverter filter some of the 
constraints were fixed. The output transformer used 
was designed to have high leakage reactance, reducing 
the amount of extra series inductance required. The 
design for the transformer turns ratio requirement and 
the results of tests carried out to determine the 
values of its e q uivalent circuit components are 
detailed in Appendix 10.1. The inverter output cir­
cuits, combining transformer e q u i v a l e n t  circuit, 
filter and load are shown in figures 3.12b-d for unity 
p.f., 0.4 p.f. leading and 0.4 p.f. lagging respect­
ively. The derivation of filter v a l u e s  and inverter 
loads, for maximum output power factors, are given in 
Appendix 10.2.
The damping ratio of the u n l o a d e d  filter circuit is 
<< 1. The ov e r a l l  damping of the output circuit
depends on load characteristics, since the transformer 
and filter values are fixed. The C-R load, figure 
3.12c serves to increase the damping ratio, and that 
of the resistive load in figure 3.12b even more so.
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The lagging power factor load however, does the oppo­
site, by virtue of the p a r a l l e l  resonant circuit 
effected by the load and filter capacitor.
The response to an input voltage step for the unloaded 
circuit and the three load conditions above, is shown 
in figure 3.13, obtained using a digital computer to 
s o lve the characteristic equations of each circuit. 
Clearly the lagging load, with its least damped volt­
age response, is the most demanding of linear passive 
loads that the slitwidth controlled voltage inverter 
is required to supply. The load may e f f e c t i v e l y  be 
considered as a disturbance to the inverter. Hence it 
is the design requirement of the operating and switch­
ing strategy, to make the inverter system as insensi­
tive as possible to any such load disturbance, within 
the inverter specification range.
3.6.2 The Bridge Switching Strategy
The current controlled inverter of figure 3.6 has 
evolved into the basic controlled voltage inverter of 
figure 3.14, by addition of an output transformer and 
L-C filter. The major feedback signal has become the 
load voltage i.e. the new controlled parameter.
The function of the switching strategy, is to a p ply  
the correct discrete voltage value to the bridge out­
put circuit, for a given set of input conditions i.e. 
reference and feedback signals, so that the desired 
load voltage results. Hence the primary function of 
the inverter can be considered by reference to the 
model shown in figure 3.15, where the bridge is re­
placed by a switch, able to select one of two ideal 
voltage sources, e q u i v a l e n t  to the absorption and 
regeneration states, or an e f f e ctive short circuit.
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corresponding to the freewheel state. The position of 
the switch, analogous to the conducting inverter 
bridge devices, is determined by the output from the 
switch controller.
3.7 Definition of Switching Boundaries in the Switching 
Controller
The switching boundaries defined for the co n t r o l l e d 
current inverter (figure 3.7) are modified for voltage 
control by e f f e c tively reducing the "width" of the 
inner slitwidth to zero, figure 3.16. Theoretically, 
this should result in an infinite switching frequency, 
but in practice the transistion time between a b s o r p ­
tion and freewheel states depends on three con­
straints. The comparator circuits used to decode the 
switching state have finite hysteresis at their 
switching points. Secondly, the dynamics of the load 
cause overshoot at the switching boundary. Thirdly, 
the strategy is designed with a dead time incorporated 
between the switching of transistors in the same half­
bridge leg, to ensure that a current through-p u 1 se 
cannot occur. The required switching states and the 
corresponding ideal bridge vo l t a g e  (as defined in 
figure 3.15) are also shown in figure 3.16.
3.8 Switching Strategies
In the following, four switching strategies are con­
sidered. It is a requirement to ensure satisfactory 
operation with non-unity power factors, which as far 
as the bridge switching characteristics are concerned, 
requires the correct bridge current path when the 
p o l a r i t i e s  of the v o l t a g e  and c u r r e n t  are not 
identical. Strategies 1-3 are based on the load volt­
age pola r i t y  and strategy 4 on the bridge current
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polarity. The labeling of bridge switching devices is 
defined in figure 3.8.
3.8.1 Strategy One
This strategy is derived directly from the controlled 
current inverter strategy.
Table 3.2
Required State Switching Signals Devices Conducting
Bridge Current pol




























It is clear that this strategy cannot work satisfact­
orily with non-unity power factor loads, since it does 
not give any bridge current path options when bridge 
current and load voltage polarities oppose. The only 
current path available is via the diodes into the d.c. 
supply. Once the bridge circuit stored energy decays, 
the diodes cease to conduct, and the transformer pri­
mary goes open circuit until such time as another 
transistor conducts. The strategy results in discon­
tinuous changeover at the bridge current zero crossing 
points for leading loads, and at the load voltage zero 
crossing points for lagging loads, since it is at such 
points that their polarities commence opposition.
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3.8.2 Strategy Two
This strategy is derived from strategy one and adapted 
for non-unity power factor loads by revision of the 
regeneration state.
Table 3.3
Required State Switching Signals
































An alternative current path is now made a v a i l a b l e  
during the regeneration state and the bridge current 
may take the diode or the transistor path irrespective 
of the load voltage polarity.
The regeneration cycle usually occurs just prior to a 
load voltage zero crossing, because it is at this 
point that the greatest rate of reduction in the 
magnitude of the load voltage is required. For posi­
tive load voltage, the regeneration state decodes to 
turn T2 and T3 on although positive current will take 
the path via D2 and D3. When the energy stored in the 
bridge circuit has decayed to zero, the current is 
able to flow in the opposite direction via T3 and T2, 
irrespective of load voltage polarity. Likewise, at 
the load voltage zero crossing, T3 and T2 are already
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switched on, so are instantly ready to conduct for the 
negative absorption state. Hence continuous change­
over occurs at the zero crossing points, unlike 
strategy one.
3.8.3 Strategy Three
This strategy is a further d e v e l o p m e n t  of strategy 
two. Although all posible current path options were 
e s t a b l i s h e d  for the a b s o r p t i o n  and regeneration 
cycles, no option exists for a freewheel current path 
when bridge current and load voltage polar i t i e s  
oppose. The implementation of full Class ABD switch­
ing is accomplished here by turning both T2 and T4 on 
for any freewheel cycle.
Table 3.4
Required State Switching Signals Devices Conducting
Bridge Current pol 
+ve load voltage +ve -ve
+ve absorption T1 T4 T1 T4 D1 D4
+ve freewheel T2 T4 D2 T4 T2 D4
+ve regeneration T2 T3 D2 D3 T2 T3
-ve load voltage +ve -ve
-ve absorption T3 T2 D3 D2 T3 T2
-ve freewheel T4 T2 T4 D2 D4 T2
-ve regeneration T4 T1 T4 T1 D4 D1
Here in any state the bridge current can take the 
preferred path.
3.9 Results of Strategy Implementation
Although in theory strategy 3 is ideally the best for 
non-unity power factor loads, it was found that in
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comparing the implementations of 2 and 3, the load 
v o ltage wave f o r m  resulting from 3 was characterised 
with increased distortion. Further analysis attrib­
utes this to the compulsory dead-time introduced to 
protect the bridge transistors, resulting in a lag 
between the actual signals, in the power switch con­
t r oller (figure 3.15), demanding a particular power 
flow state, and the actual state being implemented. 
The sample period of the power switch controller input 
signals also causes a lag, which is c u m ulative with 
the dead-time lag.
In performing quantitive analysis the following 
definitions are used:
Cycle Time: This is defined as the transistion time
from one power flow state, back to itself, after other 
state occurances.
Sample Period (Sp): This is the minimum period during
which, irrespective of the input signals, the present 
state is maintained.
State XX: This is defined as all transistors off.
Figures 3.17 and 3.18 show the derivation of cycle 
times for three cycles where the polarity of both load 
voltage and bridge current is positive. The results, 
shown in Tables 3.5-6 include the duration of the 
power absorption state as a percentage of the cycle 
time.
Table 3.5 Strategy Two Cycle Times
Cycle Type Cycle time % Power Absorption
a. abs-free-regen 5 Sp's 20.0%
b. abs-free 2 Sp's 50.0%
c. abs-regen 4 Sp's 25.0%
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Table 3.6 Strategy Three Cycle Times
Cycle Type Cycle time % Power Absorption
a. abs-free-regen 6 Sp's 16.6%
b. abs-free 4 Sp's 25.0%
c. abs-regen 4 Sp's 25.0%
The fact that strategy 3 is particularly benefical to 
conditions of opposing bridge current and load voltage 
polarity, does little for the major part of the cycle 
when the polarities are identical. Since the inverter 
spends most of its time switching between the absorp­
tion and f r e e w h e e l  states, the time p e n a l t y  in 
strategy 3 outweighs any a d v a ntage gained by intro­
ducing the bidirectional current freewheel cycle.
For a sample period of 40yus the absorption-freewheel 
c y c l e  for s t r a t e g y  2 t a k e s  80^s, and 160/is for 
strategy 3 which, neglecting the load v o l tage o v e r ­
shoot and regeneration states, allows a maximum theo­
retical operating frequency of 6250Hz for the latter. 
When the practical circuit considerations are taken 
into account it is hardly surprising that the experi­
mental observations were obtained. It should be noted 
that by reducing the sample period to 20yus an improve­
ment in the load voltage waveform was observed.
3.10 Strategy Four. A Bridge Current Polarity Strategy
In the previous three strategies the selection of the 
power state was driven by the p o l a r i t y  of the load 
voltage. Strategy 1, although requiring minimal tran­
sistor switching, resulted in discontinuous operation 
for non-unity power factor loads, and strategy 3, de­
veloped to overcome these problems, resulted in maxi-
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mum transistor switching and excessive cycle times. 
It can be seen from Table 3.4 that, depending on the 
direction of the bridge current, the switching of 
transistors is often unnecessary, but must still be 
performed because the direction of the bridge current 
is unknown.
An ideal choice of switching strategy is one which 
combines the advantages of these two strategies. 
Considering Table 3.4, the conventional definition of 
positive absorption requires Tl and T4 to be turned 
on, but for negative current the flow is via D1 and 
D4 against the bridge supply, hence the switching of 
transistors is not required. The magnitude of the 
negative bridge current is reduced as in the negative 
regeneration state. Conventional positive regenera­
tion turns T2 and T3, on a l l o w i n g  the magnitude of 
negative bridge current to increase just as con­
ventional negative absorption.
Similarly, conventional negative absorption demands T2 
and T3 to be turned on u n n e c e ssarily for p o s i t i v e  
bridge current, since the flow is via D2 and D3 into 
the d.c. supply, decreasing in magnitude as defined by 
conventional positive regeneration. Finally, conven­
tional regeneration turns Tl and T4 on. Posi t i v e  
bridge current flows from the supply via these devices 
increasing as in the conventional positive absorption 
state.
This is confirmed in Table 3.4 by considering the 
conducting devices for a given bridge current direc­
tion, irrespective of load voltage polarity. If the 
bridge current polarity takes priority ove r  that of 
the load voltage, the transistor switching require-
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ments are reduced. For positive bridge current, neg­
ative absorption and positive regeneration require no 
transistor conduction paths; positive and negative 
freewheel require one transistor path and negative 
regeneration and positive absorption require two tran­
sistor paths. Similar device requirements can be 
derived for negative bridge current.
From these observations, a strategy determined by the 
bridge current polarity, without any reference to that 
of the load voltage, can be derived.
Table 3.7
Required State Switching Signals Devices Conducting 
4-ve bridge current
4-ve absorption Tl T4 Tl T4
4-ve freewheel - T4 D2 T4
4-ve regeneration - - D2 D3
-ve bridge current
-ve absorption T3 T2 T3 T2
-ve freewheel - T2 D4 T2
-ve regeneration - - D4 D1
Since the actual bridge current p olarity is known, 
there is no need to switch all combinations of transi­
stors to ensure the correct bridge current path is 
available, as in load voltage polarity strategy 3.
So far, the advantages of load vo l t a g e  p o l a r i t y  
strategy 1, namely minimal transistor switching, have 
been applied realistically to non-unity power factor 
loads, by consideration of the inverter bridge cur­
rent. The resulting cycle times, defined in e x a c t l y  
the same manner as the load voltage polarity strate-
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gies, are derived in figure 3.19 and shown below.
Table 3.8 Strategy Four Cycle Times
Cycle Type Cycle time % Power Absorption
a. abs-free-regen 3 Sp's 33.3%
b. abs-free 2 Sp's 50.0%
c. abs-regen 2 Sp's 50.0%
An overall 50% reduction in cycle time is obtained in 
comparison with strategy 3 even though the same
current paths are available in each.
This strategy has one disadvantage which is not asso­
ciated with its philosophy but rather is in its prac­
tical implementation. The method of monitoring the 
bridge current does not meet the accuracy requirements 
for implementing this strategy as it stands, due to 
constraints placed on the circuitry, (see chapter 4). 
As a consequence it is not p o s s i b l e  to establish the 
exact instants at which the current polarity changes 
sign.
3.11 The Low Bridge Current Strategy
It has already been established that the most critical 
section of the load voltage waveform, as regards swit­
ching device conduction, occurs about the load voltage 
and bridge current zero crossing points. To ensure 
that this bridge current p o l a r i t y  strategy does not 
break down at these most critical points, a region of 
low bridge current about the supposed zero is defined. 
Any current value within this region has undefined 
polarity and consequently a modified strategy must be 
invoked to ensure smooth, continuous changeover at the 
actual current polarity boundary.
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Figure 3.20b shows one such strategy. The bridge 
current polarity boundary is ignored, and a maximum 
transistor switching strategy, similar to strategy 3, 
results by merging across the boundary in figure 
3.20a. If the load voltage crosses outside switching 
boundary (1), T2 and T3 are turned on. At the bridge 
current zero crossing, the current path can change 
from T2, T3 (-ve) to D2, D3 ( + ve) or v i ce-versa with 
continuous changeover. Likewise, if the load voltage 
crosses outside switching boundary (2), Tl and T4 are 
turned on, ensuring continuous changeover across the 
current polarity boundary.
Within the load voltage switching boundaries (1) and 
(2), two philosophies of operation are apparent. The 
strategy in figure 3.20b, turns T2 and T4 on irrespec­
tive of the value of load voltage with respect to the 
reference, allowing small bridge currents to freewheel 
in either direction with no discontinuities at current 
polarity crossover.
When the bridge current is low, the instantaneous 
stored energy is also low. Hence the rate of fall of 
current in the freewheel cycle is reduced, and it is 
possible that the load voltage waveform may be degrad­
ed by the lack of control resulting from this o pera­
tion. The strategy in figure 3.20c, reverts operation 
during periods of low bridge current to Class AD 
switching, by omitting the freewheel state. This in­
creases the rate of change of bridge current, which 
results in greater control over that obtained with the 
lengthened freewheel state of figure 3.20b.
3.12 Results with Strategy Four Operation
The inverter bridge current waveforms, resulting from
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the implementation of the bridge current polarity  
strategy, are shown w i t h  C l a s s  ABD l o w  c u r r e n t  
operation in figure 3.21 (absorption, freewheel and 
regeneration states) and with Class AD operation 
(absorption and regeneration states only) throughout 
the low current region, in figure 3.22. The low 
bridge current strategy is invoked when the low cur­
rent signal is at logic "0", in this case when the 
absolute value of bridge current is less than 2 A. It 
can be seen that Class AD operation results in a 
"tighter" bridge current waveform, hence this strategy 
is the one implemented in the inverter described in 
Chapter 4.
3.13 Summary
In this chapter, the basic philosophy of the slitwidth 
inverter has been outlined. The aspects of power flow 
states, requisite for the d.c. to a.c. power con­
version process, have been considered in detail for 
the controlled current inverter, and subsequently 
developed for the controlled voltage inverter. This 
has necessitated an investigation into the states of 
the output power circuit, with respect to switching 
boundary control systems, and extended the philosophy 
of switching boundary control into defining several 
switching strategies. A comparison of these has d e ­





















Figure 3.2b Single Phase 4 Transistor Bridge Inverter
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Figure 3.4c Positive Freewheel State
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FIGURE 3.5
Voltage and Current Waveforms for Inductive Load
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Figure 3.14 Basic Controlled Voltage Inverter
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4. A PRACTICAL VOLTAGE-SOURCE INVERTER
4.1 Introduction
A method of switching boundary control, which could be 
a p p l ied to the underdamped load-output circuit of a 
controlled voltage inverter, was described in Chapter 
3. This chapter discusses the actual circuit i m p l e ­
mentation with its additional requirements for practi­
cal operation. A block diagram of the entire inverter 
system is shown in figure 4.1 and its constituent 
parts described more fully in the following sections.
4.2 The Inverter Power Section
The inverter power section, comprising d.c. source, 
inverter bridge, output transformer and load is shown 
in figure 4.2, and one switching arm in figure 4.3.
In a transistor bridge inverter, the transistor is the 
most delicate element. Careful design of the bridge 
circuitry, and base drives with adequate protection, 
are required for transistor reliability. The design 
considerations must ensure that the transistor is not 
a l l o w e d  to operate outside its safe operating area 
(s o a r ) during normal operation and, in the event of a 
fault occuring, must actively protect the device.
4.2.1 Influence of Bridge Circuit Inductance on the 
Switching Transistor
It has been shown that when currents are switched very 
quickly, the influence of the lead inductance between 
bridge and d.c. source cannot be ignored. At transis­
tor turn-off, an overvoltage o c c u r s , c a u s i n g  a v o l ­
tage in excess of the d.c. source across the transis­
tor during this critical period. In order to limit
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this switching overvoltage, a decoupling capacitor
62in figure 4.2) is utilised. The capacitor must 
have a low e q u i v a l e n t  series resistance to minimise 
heating effects caused by the ripple current flowing 
through it. To minimise the lead inductance further, 
the current switching paths (e.g. C^^-T1-D2) in the 
bridge configuration must be as short as possible.
A lthough the reduction of o v e r v o l t a g e  by means of a 
decoupling capacitor, lowers the transistor turn-off 
stress, it does h a v e  one disadvantage. At turn-on, 
during the reverse recovery time of the freewheeling 
diode D2, in this instance, the transistor is switched 
on to a v o l tage source of very low impedance. This 
can cause a slight increase in the transistor turn-on 
loss, but its benefits outweigh this disadvantage.
4.2.2 The Darlington Transistor and Freewheel Diode
The use and mechanism of the Darlington transistor as 
a switch, has b e e n  w e l l  d o c u m e n t e d  in v a r i o u s  
literature,^3,64
The three terminal monolithic Darlington transistor, 
is admittedly not the most robust of switching de­
vices, and care must be taken to ensure that heat 
generated as a result of its increased on-state and 
switching losses is adequately dispersed. More recent 
advancements in the design of three terminal m o n o ­
lithic Darlingtons, such as the incorporation of the 
driver transistor base-emitter speed-up diode, serve 
to reduce the o v e r a l l  device storage time at turn­
off, resulting in inductive current storage times of 
less than l^s and respective fall time of 150ns.
The overvoltage caused by the inductance of the output
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and load circuit is clamped by the connection of a 
freewheel diode across each transistor. The monolit­
hic Darlington transistor manufacturing process pro­
duces a parasitic diode across its col lector-emitter 
terminals. This diode has three major disadvantages. 
Firstly, it is non-gold doped, so it is characterised 
by a slow recovery time, in comparison with a fast 
r e c o v e r y  diode. S e c o n d l y ,  w h e n  it is u s e d  as a 
reverse current diode, it will supply the base of the 
neighbouring transistor with base current^^ due to its 
physical characteristic. Thirdly, it exhibits a high 
forward conduction voltage drop, again resulting in 
excessive loss.
The turn-on stress of the transistor is mainly deter­
m i n e d  by the r e c o v e r y  time of the f r e e w h e e l  
d i o d e . T h e  diodes in the bridge circuit, figure 
4.2, are chosen for their fast recov e r y  and low for­
ward voltage drop characteristics.
Since the addition of the decou p l i n g  capacitor p r o ­
duces a low impedance source at the instant of tran­
sistor turn-on and diode reverse recovery, the resul­
ting diode reverse recovery current (via T1 and
D2 for example) causes transistor turn-on stress. In 
a thyristor bridge, it is on l y  circuit inductances 
which limit this reverse recovery current, due to the 
regenerative nature of the thyristor, whereas the 
transistor acts as a current source, such that the 
maximum reverse recovery current in D2 is limited by 
the base current and transistor gain. If excessive  
reverse recovery current flows, the transistor may not 
fully saturate until the end of the recovery time.
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4.2.3 Transistor Switching Aid Network
Use of the decoupling capacitor and freewheel
diodes Dl-4, aid reduction in o v e r v o l t a g e  caused by 
supply and load inductance respectively, when the 
transistors are turned off. In practice, it is im­
possible to c o m p l e t e l y  suppress the o v e r v o l t a g e  by 
such methods. Inductance in the bridge arms, and the 
finite forward conduction time of the respective free­
wheel diode can, without further protection, still 
give rise to transistor overvoltage at the instant of 
turn-off, causing the instantaneous values of transis­
tor current and voltage to exceed the safe limit.
It has been shown that the switching aid network D^, 
Cg, Rg in figure 4.3, can be used to constrain the 
rate of rise of transistor voltage at turn-off, until 
the current through it has decayed sufficiently, thus 
keeping operation within the SOAR of the device. The 
switching losses that would otherwise cause destruc­
tion of the transistor are disipated in the resistor 
Rg. The actual network component values are c a l c u ­
lated in Appendix 10.3, based on information contained 
in reference 69.
4.3 Transistor Base Drive
The base drive is d e v e loped for use with the three
terminal monolithic Darlington transistor from an
32exsisting conventional transistor drive. Although 
transistor reliability can be improved by p a s s i v e  
means as described above, the switching performance 
and losses are equally dependent on the design of the 
base drive circuit.
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4.3.1 Requirements of the Darlington Drive
The requirements for driving the monolithic Darlington 
can be considered as four separate operations.
(a) The Turn-on Transition^^
To minimise the turn-on time and associated loss, the 
rate of rise of base current should be high, with an 
o v e r s h o o t  of 2 to 3 /js duration and magnitude two to 
three times that of the on-state value.
(b) The On-state Period
During conduction the driver transistor of the Dar­
lington pair must be w e l l  saturated to minimise the 
o v e r a l l  c o l l e ctor-emitter saturation voltage. The 
base current is required to maintain the transistor in 
saturation or quasi-saturation, for all allowable val­
ues of collector current. Maintainance of the quasi­
saturation condition reduces the Darlington storage 
and fall times at turn-off, by a factor of 3 to 5 
t i m e s , b u t  causes increased conduction loss due to 
the higher on-state v o l tage drop. Unless the base 
drive is designed to actively optimise the base cur­
rent for a given v a lue of c o l l e c t o r  current, it must 
supply sufficient base current to sustain maximum 
c o l l e c t o r  current. Since the current gain range of 
the power Darlington can vary by up to a factor of 
ten, this value of worst case base current causes 
the device to become very saturated at low values of 
c o l l e c t o r  current. When the transistor is hel d  in 
quasi-saturation during its on-state, the effective 
gain spread is reduced, and the resulting shorter 
storage and fall times increase transistor r e l i a ­
bility, by extending the turn-off safe operating area.
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(c) The Turn-off Transistion
Optimum fall-time is reduced when simultaneous cut-off 
of the emitter-base and c o l l e c t o r - b a s e  junctions of 
the driven or output transistor in the Darlington 
configuration is achieved. This is best effect­
ed by applying a reverse bias to the base-emitter 
junction, and controlling the reverse current flow 
with a constant current source. It is essential that 
during turn-off, the maximum v a l u e  of reverse bias 
voltage and base current do not exceed the data sheet 
values, and that the rate of change of negative base 
current is limited. E x c essive reverse bias current 
will reduce storage time, but can cause uncontrolled 
turn-off, the results of which may lead to distruction 
of the transistor.
(d) The Off-state Period
During this period, the base-emitter junction is re­
verse biased, to ensure that the reverse current flow 
through its associated freewheel diode cannot act with 
the internal base-emitter D a r l i n g t o n  resistances to 
cause partial transistor conduction.
4.3.2 The Ideal Base Drive
It is desirable to design a base d r i v e  circuit which 
satisfies all these requirements. Figure 4.4 is an 
example of an idealised transistor base drive circuit.
When the base switch is m o v e d  to position one, p o s i ­
tive current flows from the voltage source V, through 
the parallel C-R circuit and diode Dl, into the tran­
sistor base. Assuming capacitor C is i n i t i a l l y  d i s ­
charged, a fast rising base current with o v e r s h o o t  
is produced whilst charging. Therefore, an ideal base 
overdrive waveform is obtained.
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During the on-state period, after the overdrive tran­
sient has subsided, the current from the vo l t a g e  
source is limited by the resistor R. If becomes
less than excess base current is by-passed to
the collector through diode D2 to prevent the trans­
istor from entering hard saturation. Diode Dl is used 
to compensate the voltage drop of D2, and a b a l a n c e  is
obtained when V__. Hence this ensures that theBE
MJ10020 operates just above the "knee" on the collec­
tor-emitter saturation c u r v e , i r r e s p e c t i v e  of the
value of collector current, providing that I^ is^ ^ Cmax
not exceeded. If rises due to an increase of
c o l l ector current, the by-pass diode D2 is reverse 
biased and full base current flows to supress this 
rise, so that the quasi-saturation e q u i l i b r i u m  is 
always maintained.
To turn the transistor off, the base switch is m o ved 
to position 2. The base-emitter junction is reverse 
biased by the voltage -V and the base charge "sucked- 
out" by the constant current source I, ensuring that 
controlled turn-off is achieved.
When the transistor is off the base-emitter junction 
is h e l d  at a negative potential. One p a r t i c u l a r  re­
quirement of this circuit not mentioned so far, is 
that for turn-on overdrive to function satisfactorily, 
the transistor must remain in the off-state for suf­
ficient time to a l l o w  the charged capacitor to dis­
charge, prior to the next turn-on instant.
4.3.3 Active Transistor Protection^^,61,72
The transistor has little overcurrent capability. A 
base current that is too low, or a c o l l e c t o r  current 
that is too high, will result in de saturation of the
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power transistor.
The protection function of the base drive requires a 
monitoring circuit capable of detecting a fault condi­
tion, and a reaction circuit, capable of rapidly over­
riding normal inverter operation. This is best ach­
ieved by use of non-centralised p r o t e c t i o n , t h a t  is 
protection of each transistor at its base drive, as 
opposed to that provided by some generalised inverter 
circuit function. An example of centra 1 ised p r o ­
tection is the current limit function and the i m p l e ­
mentation of minimum transistor on-time, for discharge 
of the transistor switching aid network capacitor, and 
m i nimum off-time, to discharge the base drive o v e r ­
drive capacitor. These functions are described later 
in the chapter.
Protection may be required because of:
(a) Desaturation of the power transistor due to insuf­
ficient voltage in the base drive circuit.
(b) Simultaneous conduction of the upper and lower 
bridge arms due to a d rive logic fault or glitch.
(c) Desaturation of the transistor due to load current 
overload.
The active desaturation protection circuit described 
here, does not fulfil requirement (a), although it 
should be included on any commercial inverter system.
4.3.4 Base Drive and Protection Circuit
The complete circuit for one power transistor is shown 
in figure 4.5. G a l v a n i c  isolation between each 
"floating" base drive and the switching-protection 
logic drive signal is achieved with an opto-isolator. 
The intermediate l e v e l s  of transistor interface
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amplify the isolated input signal to a level suitable 
for power transistor drive, and are configured to 
provide the voltage and current source requirements of 
figure 4.4.
The desaturation protection section monitors the power 
transistor collector-emitter voltage whilst it is in a 
conducting state. If it rises above a pre-set value  
the latching comparator output toggles, and a drive 
inhibit signal is generated, causing the power tran­
sistor to turn off. The drive inhibit signal can only 
be un-latched by turning off the power supply.
4.4 The Inverter Voltaqe Reference Generator
The sine wave inverter reference is produced from a 
digital representation programmed in EPROM firmware. 
This method of generation has the advantage that the 
reference waveform may easily be reprogrammed. It is 
a requirement of the inverter to produce an output 
voltage which is in phase with, and frequency locked 
to the 50Hz mains. Synchronisation is achieved by 
means of a phase-locked-loop circuit (PLL). The mains 
signal reference input of the PLL must, for safety 
purposes, be isolated from the inverter electronics. 
The reference generator, in total, comprises these 
three sections, as shown in figure 4.6.
4.4.1 The Mains Isolator
The mains voltage isolator and power supply are shown 
in figure 4.7. Isolation is a c hieved using an audio 
signal transformer. Active compensation using the 
integrator (IB), ensures that transformer primary 
saturation cannot occur. Likewise, the integral com­
pensator (2B) in the secondary, ensures that the iso-
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lated mains signal has zero volt symmetry. Resulting
from this integral compensation, the circuit exhibits
a phase lead of approximately 7° at 50Hz. It can be
shown that the network comprising Rl, R2 and Cl,
introduces -7° of phase lag compensation at this fre- 
73quency, giving overall zero phase shift between the 
mains and the isolated mains signal output.
4.4.2 Phase-Locked-Loop
The integrated circuit PLL and its associated circuit­
ry are given in figure 4.8. The p h a s e - l o c k e d - l o o p  
generates the clock signal for the digital reference 
circuit. To achieve synchronisation of the reference 
to the isolated mains signal, phase comparison is 
performed, and the clock signal frequency and phase 
modified until the two signals come into lock. More 
detailed PLL operation is described in reference 74.
The following design features are incorporated:
(a) The inverter voltage reference signal must be 
phase locked to the mains before the inverter 
bridge is enabled.
(b) If the mains frequency exceeds the "capture" 
range, viz 40 to 60Hz, the inverter bridge w i l l  
not be enabled.
(c) When phase lock is achieved, there is a security 
time delay before the bridge is enabled.
(d) When the bridge is enabled (i.e. inverter is oper­
ational) it is acceptable for the mains frequency 
to vary within the lock-range (40-60Hz) providing 
that the rate of change of frequency is small.
(e) If high rates of change of frequency occur, the 
b r i d g e  is d i s a b l e d  u n t i l  p h a s e  lo c k  is r e ­
established .
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Instead of using the raw "square-mains" signal to 
d r i v e  the PLL "signal-in" input, a variable "square- 
mains" circuit is used, so that phase lock trim is 
available. When the inverter is operational, this is 
adjusted until the mains and actual reference are 
e x a c t l y  in phase. The monostable has a 15ms period, 
removing any problems of false triggering caused by 
the negative-going mains zero crossing. The duration 
of the PLL signal-in p ulse is a c t u a l l y  unimportant 
since the PLL locks to incoming positive edges only.
The PLL v o l tage c o n t r o l l e d  o s c i l l a t o r  (VCO) output, 
set with a centre frequency of 9kHz, clocks the ad­
dress decoders of the EPROM containing the digital 
reference. The most significant bit of the EPROM data 
output is a 50% duty cycle square wave, which changes 
polarity with the digital-to-analogue converter output 
sinewave reference. Hence it forms a square reference 
signal which is then fed back to the phase comparitor 
(2) input, to be compared with the output of the mains 
signal monostable. Phase comparitor 2 operates on 
input signal rising edges only.
If the reference is w e l l  out of lock the phase pulse 
pin is low, and the two signals pull slowly into lock 
with a low-pass filter time constant of 10 seconds. 
As the signals come into lock, PLL pin 1 goes high 
causing the output of ICI to go high, changing the 
low-pass filter characteristic, via the analogue 
switch, to a time constant of approximately 100ms. 
This v ariable characteristic is necessary since the 
"slow-lock" filter is unable to hold the loop exactly 
in lock, due to circuit drift and capacitor leakage.
Once the loop is f u l l y  in lock and pin 2 of ICI is
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high, the lower analogue switch in the enable timer is 
closed, causing the integrator output to reunp down at 
a rate determined by the circuit parameters. The 
enable signal p^^^ goes low approximately 3.5 seconds 
after the analogue switch is closed, providing it does 
not open again during that period. The "time-in-lock" 
adjustment allows the enable circuit to be made less 
sensitive to small drifts once the loop is initially 
locked. PLL pin 1 goes low in proportion to any phase 
shift between mains and reference. Increasing VRl, 
increases the amount of drift allowable before pin 2 
of the following inverter gate goes low, causing the 
"in-lock" signal to go low, and the "enable" signal 
high.
4.4.3 Generation of the Analogue Reference
A sinewave or other required waveform is digitised and 
its discrete values are stored in contiguous EPROM 
locations. The locations are sequentially adressed at 
a frequency determined by the PLL VCO to produce, 
after digital to analogue conversion and filtering, 
the analogue voltage reference. The circuit block  
diagram is shown in figure 4.9.
The sinewave reference is digitised in 180 steps, each 
of 2°. For 50Hz output, the adress line clock rate is 
9kHz, as defined by the PLL centre frequqncy. By 
using 255 data values out of the possible 256 avail­
able with 8-bit operation, symmetrical offset binary 
notation can be used to represent the sinewave, that 
is, data value 127 represents the sinewave zero, and 
data values 0 and 254, the negative and positive peaks 
respectively. In terms of h e x a - d e c i m a 1 programming 
notation, all values in the range 0 to 7E„ describe
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the negative half-cycle and 80 to FE„, the positiverl rl
half-cycle. Clearly the most significant bit of the 
eight bit data representation is set for the positive 
reference half-cycle, and reset for the negative half­
cycle, producing a square w a v e  of frequency equal to 
the reference, which is used for mains synchronis­
ation. The address and respective digitised sinewave 
data values are given in Appendix 10.4.
Figure 4.10 gives the circuit diagram of the reference 
circuit. The PLL VCO drives the clock inputs of two 
4-bit synchronous binary counters, linked to form the 
eight-bit EPROM address counter. Each counts up from 
its preset input value until all its outputs are logic 
high. At this point the ripple-carry output is set. 
A logic low pulse at the load input causes the preset 
data inputs to be loaded to the counters. The low- 
nibble address counter is permanently enabled and its 
ripple-carry output is used to enable the high-nibble 
counter. When the high-nibble counter reaches maximum 
count, its ripple-carry, which is inverted to become 
the load signal, acts to preset the counter to the 
first EPROM address. Hence if the digital representa­
tion Sine 358^ is stored at EPROM address FF„, thenn
that for Sine 0° (= Sine 360^) must be stored at
address 4C^. This value is preset at the counter data 
inputs, and loaded immediately after the count FF^, so 
that the digital sinewave representation is continu­
a l l y  output at the EPROM data ports Q1 to Q8.
The EPROM data outputs feed the digital inputs of a D 
to A converter. The DAC is configured for symmetrical 
offset binary o p e r a t i o n , r e q u i r i n g  a current to 
voltage converter to obtain an analogue voltage output 
from its complementary current outputs. The output
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magnitude is directly controllable via the DAC voltage 
reference input. Finally, a small degree of low-pass 
filtering is introduced, to remove any glitches 
resulting from sequentially adressing the EPROM with 
permanently enabled data outputs.
4.5 The Switching-Protection Decoding Logic
The switching strategy for the inverter bridge was 
detailed in section 3.10 of Chapter 3. This strategy, 
along with the protection requirement to prevent sim­
ultaneous conduction of the upper and lower transis­
tors in the same bridge leg, is stored in EPROM in the 
decoding logic circuit (figure 4.11).
The transistor switching strategy is invoked as a 
function of the signals generated by the switching 
modulator, (i.e. the inverter vo l t a g e  error signals) 
and the bridge current controller, (i.e. bridge cur­
rent magnitude and polarity). These signals define 
the EPROM address, and the outputs data lines are the 
bridge transistor base drive signals. In order to 
prevent logic hazards, the address and data lines are 
latched at mutually synchronised, but different clock 
frequencies, derived fron the clock generator, to 
ensure that the EPROM data is v a l i d  when latched to 
the base drive buffer circuits. The protection scheme, 
for preventing simultaneous conduction, and a l l o w i n g  
minimum on and off times, for transistor switching aid 
network and base drive o v e r d r i v e  network discharge 
respectively, relies on knowledge of the previous  
transistor switching state. This is achieved by a 
combination of signal feedback from the latched data 
outputs to the address lines, and appropriate firmware 
processing.
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The use of EPROM for the decoding function provides  
f l e x i b i l i t y  for m o d i f i c a t i o n  of the s w i t c h i n g  
strategy, should the inverter operation or application 
so require it.
The address and data latches are non-transparent, and 
o n l y  transfer data that is set up at their inputs on a 
rising clock edge. The data latch is clocked at 
25.6kHz (period 3 ^ s )  derived from the clock generator 
divider, ensuring a minimum transistor on and off time 
equal to this period. The address latch is clocked at 
819.2kHz (i.e 32 times faster than the data latch) 
which is the maximum clock rate a v a i l a b l e  from the 
clock generator that will guarantee valid EPROM data. 
This ensures that the EPROM data is as up to date as 
possible when the data latch transfers it to the base 
drives. The clock generator produces the latch wave­
forms shown in figure 4.12. The most recent switching 
modulator output values are transferred to the EPROM 
address lines 0.61|is before the data latch clocks data 
to the base drives. This is necessary because of the 
450ns set-up time between valid EPROM address and data 
output.
The transistor drive signals, which are fedback as 
address inputs to implement the protection require­
ment, do not need to be latched to the address lines, 
since by virtue of the data latch they are always 
v a l i d  when the EPROM address latch is clocked, and 
cannot change until a resultant data latch transition 
occurs.
Centralised bridge protection is implemented via the 
data latch. If either the active low PLL enable 
signal is at logic 1, because the inverter reference
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is not synchronised to the mains, or the current limit 
signal is at logic 1, because the bridge current is in 
excess of the maximum safe value, all transistor base 
drives are immediately turned off until safe operating 
conditions are restored.
4.5.1 Programming the EPROM
The signals required to address the EPROM switching 
strategy are defined as follows;
(a) Bridge current signals. These signals are pro­
duced in the bridge current control circuit; 
Bridge current polarity ^poi* Logic 1 = positive 
current.
Low bridge current . Logic 0 = low current.low
(b) Load-reference voltage error signals. These are 
produced in the switching modulator;
Voltage error sign E. Logic 1 = +ve error.
Large positive v o ltage error E++. Logic 1 = 
large +ve error.
Large negative voltage error E — . Logic 1 = 
large - ve error.
(c) L a t c h e d  t r a n s i s t o r  b a s e  d r i v e  s i g n a l s  from 
previous switching state;
T1 Logic 1 = Transistor was on.
T2 Logic 1 = Transistor was on.
T3 Logic 1 = Transistor was on.
T4 Logic 1 = Transistor was on.
The output data signals resulting from the input 
(address) signal combination are;
(a) Transistor base drive signals;
T1 Logic 1 = Transistor on
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T2 Logic 1 = Transistor on
T3 Logic 1 = Transistor on
T4 logic 1 = Transistor on
Signal buffering and logic inversion are required 
between the EPROM data output and the actual base 
drive circuits.
The voltage error (e) is defined by the switching
modulator as:
e = -K.(V^gf - '*•1
where K is the error signal gain. Hence the defini­
tions above can be applied to the switching boundary 
diagrams of figure 3.20a, for high bridge current 
operation and figure 3.20c for low current operation. 
The low current reference is set in the bridge current 
control logic circuit. In the high current mode all 
the above input signals define the bridge devices to 
be switched. During low current operation it is as­
sumed that is unreliable, hence only the voltage
error signals and previous state transistor signals 
define the switching sequence. Figure 4.13 shows the 
switching boundaries and power states as defined by 
the error voltage and bridge current signals.
4.5.2 Switching Logic Truth Table
The switching logic outputs are defined by a total of 
nine inputs, requiring 512 truth-table data entries. 
The principle of operation however can be established 
by neglecting the transistor drive previous state 
inputs.
In the following basic truth table, certain input 
combinations w i l l  not occur, p r o v i d i n g  there are no
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circuit malfunctions. Since one hundred per-cent 
reliability is not guaranteed, any such "can't happen" 




Ilow Ipol E E++ E-
Previous State
T1 T2 T3 T4 State
0 0 0 0 0 1 - _ - 1 +abs/-reg
0 0 0 0 1 1 - - 1 +abs/-reg
0 0 0 1 0 - - - - *
0 0 0 1 1 - - - - *
0 0 1 0 0 - 1 1 - -abs/+reg
0 0 1 0 1 - - - - *
0 0 1 1 0 - 1 1 - -abs/+reg
0 0 1 1 1 - - - - *
0 1 0 0 0 1 - - 1 +abs/-reg
0 1 0 0 1 1 - - 1 +abs/-reg
0 1 0 1 0 - - - - *
0 1 0 1 1 - - - - *
0 1 1 0 0 - 1 1 - -abs/+reg
0 1 1 0 1 - - - - *
0 1 1 1 0 - 1 1 - -abs/+reg
0 1 1 1 1 - - - - *
0 0 0 0 - 1 - - -ve free
0 0 0 1 - - - - -ve regen
0 0 1 0 - - - - *
0 0 1 1 - - - - *
0 1 0 0 - 1 1 - -ve abs
0 1 0 1 - - - - *
0 1 1 0 - 1 1 - -ve abs
0 1 1 1 - - - - *
1 0 0 0 1 _ _ 1 +ve abs
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Ilow Ipol E E++ E— T1 T2 T3 T4 State
1 1 0 0 1 1 — — 1 +ve abs
1 1 0 1 0 - - - - *
1 1 0 1 1 - - - - *
1 1 1 0 0 - - - 1 +ve free
1 1 1 0 1 - - - - *
1 1 1 1 0 - - - - +ve regen
1 1 1 1 1 — — — — *
where * designates a "can't happen" condition.
The EPROM switching strategy is extended to include 
safety inhibit periods between consecutive switching 
of transistors in the same half-bridge leg, preventing 
through conduction across the bridge, by programming a 
dead-time into its mode of operation. For example, 
consider the following sequence of power states:
The inputs; I, = I . = 1 ;  E = E++ = E —  = 0low pol
and previous states; T1 = T2 = T3 = T4 = 0, i.e. all
transistors were off, decode a positive absorption
state resulting in outputs; T1 = T4 = ON; T2 = T3 =
OFF. If at the next instant, the input signals change
as follows; TZ = 1; I _ = E = E++ = E —  = 0, then 1 ow po 1
these signals alone decode a negative freewheel state 
requiring T2 on and T1 = T3 = T4 = OFF. But since the 
previous transistor state was; T1 = T4 = 1; T2 = T3 
= 0, the resulting data will not a l l o w  T2,T3 to con­
duct for the next state. Thus although T2 ON is 
required, it cannot be turned on until the next data 
latch clock pulse.
The entire EPROM switching and protection strategy is 
defined in Appendix 10.5.
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4.6 The Switching Modulator
The function of this circuit is to define the large 
error switching boundaries, generate the load voltage 
reference error signal, and produce the digital error 
signals required by the protection logic.
The circuit diagram, shown in figure 4.14 is in effect 
an analogue to digtal signal processor. There are 
three analogue input signals namely;
(a) The v o l t a g e  r e f e r e n c e  f r o m  the r e f e r e n c e  
generator.
(b) A voltage offset signal from the transformer 
primary de-saturation control circuit.
(c) The isolated load v o ltage signal from the load 
voltage isolator circuit.
These signals are processed to produce the three 
voltage error signals required by the switching- 
protection decoding logic.
The de-saturation offset represents any output trans­
former primary current imbalance caused by asymmetri­
cal switching of bridge transistors which, if uncomp­
ensated, causes transformer saturation. This signal 
is fed back in anti-phase to the voltage reference to 
actively offset saturation effects. It is this comp­
ensated reference signal which is applied to the in­
verting input of the differential error amplifier A2.
The analogue v o ltage error (e) is produced at the 
output of this amplifier as:
e ^ ’^^ref [compensated] “ ^load) 4.2
where K is the error gain, equal to the ratio R1/R2.
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This signal is subsequently applied to the input of 
three comparitors (Cl-3), to obtain the digital output 
signals. The voltage error sign (E), is simply ob­
tained by comparing the analogue voltage error signal 
w i t h  zero vol t s ,  d e f i n i n g  E=1 if the e r r o r  is 
positive, and E=0 if negative. The large error 
switching boundaries are symmetrical about zero volts. 
The absolute value is set by the set slitwidth preset 
(VR2) and inverted for comparitor C3 by amplifier A3. 
The error signal is compared with the positive switch­
ing boundary using C2, to obtain E++ =1 when the 
magnitude of the voltage error is greater than the 
boundary voltage. Likewise, the comparitor (C3) com­
pares the error signal with the negative switching 
boundary voltage, producing E—  =1 when the magnitude 
of the e r r o r  v o l t a g e  is m o r e  n e g a t i v e  than the 
negative boundary voltage.
The resistor-diode network at the output of the open- 
c ol l e c t o r  comparitor circuits p r ovide the required 
T.T.L interface with the switching-protection decoding 
logic latch.
4.7 Output Transformer Desaturation Control
If the bridge transistors switch symmetrically, the 
average voltage across the output transformer primary 
is zero. In practice, circuit offsets and unmatched 
switching transistor characteristics cause an asymmet­
ric current waveform to flow in the transformer p r i ­
mary, producing a net increase in magnetising flux. 
The output voltage becomes distorted, and transformer 
saturation leads to reduced inverter efficiency, and 
increased stress on both transistors, diodes and 
transformer caused by the increased current.
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The circuit in figure 4,15 monitors the voltage across 
the output transformer primary, and integrates the 
difference voltage to produce an active offset voltage 
signal which, when applied to the i^put of the
switching modulator, so modulates the inverter voltage 
reference as to offset the transformer d.c. v o l t a g e 
that generated it.
The differential integrator is required to have very 
low drift and offset voltage characteristics in order 
that the de-saturation voltage signal is not adversely 
affected. The potential divider chains, which include 
a small amount of low pass filtering to remove noise 
spikes, a 1 1 ieviate any common-mode input p roblems  
associated with measuring the transformer primary 
voltage. Variable resistor VRl is required to ensure 
exact matching of the potential divider chains.
The time constant of integration is 0.24 seconds, i.e. 
t we l v e  50Hz mains cycle periods, which was found ex­
perimentally to provide satisfactory gain and compen­
s a t i o n  r e s p o n s e  w i t h  a d e q u a t e  s t a b i l i t y .  The 
"clipper" diodes ensure that the active offset signal 
to the switching modulator always lies within the 
range - ^ V^, where is the diode forward 
conduction voltage drop. During normal inverter 
operation neither diode should conduct, but when the 
inverter is first powered up they ensure that the 
v o ltage reference is not biased excessively, due to 
integrator drift, so that normal operation is e s tab­
lished as soon as possible after start-up.
4.8 Bridge Current Control
The bridge current control circuit can be functional ly 
divided into three sections.
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(a) The bridge current monitoring circuit.
(b) Generation of the bridge current polarity (^poi) 
and low bridge current ( I s i g n a l s  for control­
ling the transistor switching strategy.
(c) Generation of the bridge current limit signal 
(centralised bridge protection) which acts on the 
decoding and protection logic data latch.
A functional block diagram of the bridge current cir­
cuit is shown in figure 4.16.
4.8.1 The Bridge Current Monitor
The bridge current is monitored using a linear Hall- 
probe t r a n s d u c e r . T h e  circuit design requirements 
for this method of isolated current measurement are 
given in reference 77. The advantages are apparent in 
this inverter application, since there is negligible 
p o w e r  d i s s i p a t i o n  in the six t u r n  Ha 1 1 - p r o b e  
"transformer", connected in series with the output 
transformer primary circuit (fig 4.2). A l s o  the
common-mode voltage problem, that w ould otherwise
o c c u r  h e r e  if a c o n v e n t i o n a l  c u r r e n t  s h u n t  was  
utilised, is allieviated.
The salient disadvantages of using a Hal 1-probe 
transducer for current measurement are as follows:
(a) Requires a very stable, regulated supply
(b) Must be used over linear range
(c) Requires variable gain buffering
(d) Output contains a d.c. offset
(e) Output drifts with device temperature 
Condition (b) is easily satisfied by design of the 
"transformer" such that the flux density at m a x imum 
bridge current maintains the Hal 1-probe within its 
linear region. The transformer for this application.
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designed for a peak current of 40A, requires a six 
turn winding. Except for condition (e), the remainder 
are overcome with the regulated power supply and amp­
lifier circuit shown in figure 4.17. The low current 
region and switching strategy were devised to palliate 
the drift problems. The circuit is calibrated to give 
an output of 0.2 volts per Ampere of bridge current.
4.8.2 Current Control Signals
The circuit for producing the current control signals 
is given in figure 4.18. The low bridge current 
reference, be l o w  which the low current switching 
strategy is invoked, is set by the positive reference 
circuit (see figure 4.8) and preset VRl, to represent 
a bridge current of 2 A.
4.8.3 The Current Limit Signal
The active-high current limit signal is obtained by 
comparison of the rectified bridge current signal with 
a d.c. reference, set by preset VRl, (figure 4.19a). 
The inverter bridge switching speed during current 
limit operation, is adjusted to a safe limit by VR2. 
This sets a hysteresis slit in which the bridge c u r ­
rent limit cycles, (figure 4.19b). When current limit 
occurs with this type of reference, the bridge cur­
rent, and hence load voltage, assume a flat-peak 
appearance approaching that of a square wave. The 
current limit reference is set to represent a maximum 
bridge current of 25 A.
4.9 Load Voltage Isolator
It is a pre-requisite to safety that the inverter load 
circuit is isolated from the inverter electronics. 
Firstly, this measure of isolation offers a safer
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environment to the inverter maintenance technician or 
engineer who may be required to work on a functional 
inverter system. Secondly, the fully floating output 
ensures that any faults occuring in the load circuit, 
static switch, mains bypass or other inverter of a 
multi-inverter system, cannot find a return path via 
the inverter electronics.
The inverter initially utilised a circuit identical to 
that described in section 4.4.1 of this chapter, and 
shown in figure 4.7a, with the exception that the 
fixed input attenuator, situated to the left of the 
dotted line in the figure, is replaced with the 
variable attenuator shown in figure 4.20a.
Load isolation allows the zero-volt line of the inver­
ter electronics power supplies to be connected to the 
lower (zero volt) rail of the bridge, and established 
as a common 0 volts rail, (figure 4.20b).
4.10 Experimental Results
The design of a controlled voltage slitwidth inverter 
has been described which, t h e o r e t i c a l l y  should meet 
all the criteria laid down in the inverter specifi­
cation in section 2 of Chapter 3.
The inverter is tested with three loads at 4 8 0 VA  
rating namely, unity power factor and the worst case 
0.4 l e a d i n g  and 0.4 l a g g i n g  p o w e r  factors. T h e  
inverter d.c. input is supplied from a 48 cell lead- 
acid accumulator set, of nominal voltage 96 volts. 
The load voltage and current waveforms are shown in 
the oscillographs of figures 4.21 to 4.23 inclusive.
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Unity Power Factor____________R=120 Ohms
Inverter input voltage = 89.7 volts
Inverter input current = 6.1 A
Load voltage = 240 v rms
Load current = 2 A
Power conversion efficiency =88%
Leading Power Factor (0.42) R=280 Ohms C=24uF
Inverter input voltage = 92.5 volts
Inverter input current = 3.1 A
Load voltage = 240 v rms
Load current = 2 A
Power conversion efficiency = 72%
Lagging Power Factor (0.4)______ R=48 Ohms L=349mH
Inverter input voltage = 93.6 volts
Inverter input current = 2.5 A
Load voltage = 240 v rms
Load current = 2 A
Power conversion efficiency = 82%
Al t h o u g h  the load current and v o ltage distortion is 
acceptable by visible observation, for the unity power 
factor load, the distortion is pronounced at the mini­
mum specfied power factors. The low switching fre­
quency with inductive load, is due to the increased 
lag in the bridge current response to the applied 
forcing voltage, and results in a "scolloping" effect 
on the load voltage waveform. The leading load still 
exhibits some uncont r o l l e d  switching at current 
polarity crossover, resulting in the obvious current 
overshoot and corresponding load voltage dip.
Further d e v e l o p m e n t  work has suceeded in improving 
these load waveforms.
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4.11 Minimising Load Waveform Distortion
The load waveform distortion, especially apparent with 
the lagging load, is due to instability in the inver­
ter clo s e d - l o o p  control system. If the effect of 
magnetising inductance is neglected, the output trans­
former e q u ivalent series element combined with the 
filter, form a second order system (i.e. the system 
can be described by two state differential equations). 
The addition of a resistive load, and the p a r a l l e l  
combination of capacitive-resistive leading load, do 
not alter the system states, but the addition of a 
lagging load increases the order to three. The induc­
tive load, in p a r a l l e l  with the filter capacitance 
acts to reduce the capacitive filtering effect and 
hence stability.
4.11.1 Increasing the Filter Capacitance
It is possible to palliate the destabilising effect of 
load inductance on the control system simply by in­
creasing the size of the filter capacitor. Experi­
ments with the lagging load and a filter capacitor 
increased to 15.5yuF resulted in a satisfactory load 
voltage waveform. However with a leading load, this 
increased capacitive reactance does not improve the 
load voltage waveform. It does h a v e  a detrimental 
effect, since the reactive power requirement of the 
inverter is increased. Experimental investigation 
showed an increase in inverter d.c. current of approx­
imately 0.5A compared with the results obtained with 
the 5/jF filter capacitor.
In the light of such results it seems that an adaptive  
controller is required to increase the filter capaci­
tance when operating with lagging loads, for increased
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stability, and reduce it in combination with leading 
loads, to minimise the l o a d - f i 1 ter reactive power 
r e q u i r e m e n t s  w h i l s t  m a i n t a i n i n g  stability. The 
a l t e r native is to make a design compromise o v e r  the 
fu 1 1 - load range ( + /- 0.4 p.f.) and accept the worst 
case consequences.
4.11.2 Phase Lead Compensation
The switching frequency and output distortion are a 
function of the inverter control system lags.
The load voltage isolator, through which the major 
control parameter is fedback, is only compensated at 
the output fundamental frequency, viz 50Hz. It has 
been shown experimentally that the isolator introduces 
a phase lag in the switching frequency region of 3° at 
IkHz increasing to 8^ lag at 4kHz. The lag introduced 
by the 50Hz compensator, although minimal at switching 
frequencies of IkHz upwards, is never the less added 
to this.
The "sampled-data" action of the switching strategy 
EPROM latch adds a 40yjs delay into the inverter re ­
sponse time. The cumulative effect of these control 
circuit lags, combined with the inherent lag in the 
inverter output power circuit, is to decrease the 
bandwidth of the control system, reduce the switching 
frequency response in the system by attenuating the
higher frequency switching perturbations, and conse-
78quentially produce a more sluggish control system.
The application of phase-lead compensation to the load 
voltage feedback signal has several desirable effects. 
The compensator contributes phase-lead in the low to 
medium frequency range, the v i cinity of the resonant
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frequency, and negligible attenuation at high frequen­
cies. Lead compensation generally increases the band­
width of the system, hence increasing the speed of 
system response. If the high frequency component of 
the load voltage feedback signal is amplified with 
respect to the 50Hz fundamental component, the control 
circuit can be more responsive to the switching fre­
quency perturbations, giving a better response and 
acceptable output distortion.
The value of switching frequency phase-lead required 
is somewhat unknown, as is the actual switching fre­
quency. Hence the load voltage feedback circuit in­
c l u d i n g  i s o l a t o r  was d e s i g n e d  to the f o l l o w i n g  
requirements ;
(a) Unity gain, zero phase-shift at the fundamental 
frequency 50Hz
(b) 5 0° p h a s e - l e a d  at the e s t i m a t e d  s w i t c h i n g  
frequency IkHz
(c) The high frequency gain resulting from (b) must 
not be high enough to cause noise amplification  
problems
These requirements are achieved using series lead and 
lag compensator networks with the existing isolator 
circuit, as shown in the block diagram of figure 4.24.
The phase-lag network is required to compensate the 7° 
of phase-lead now introduced by the phase-lead network 
as a direct result of its IkHz phase-lead requirement. 
The gain-phase characteristics of the individual net­
works and the cascaded lead/lag compensator are shown 
in figure 4.25, and the practical circuit for isolated 
load v o ltage feedback is given in figure 4.26. The 
compensator values are derived from reference 7 3.
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4.12 New Experimental Results
The inverter voltages, current and efficiency for the 
p a r t i c u l a r  lo a d  c o n f i g u r a t i o n s  are d e t a i l e d  in 
Appendix 10.6.
Figures 4.27 to 4.29 i n c lusive demonstrate the im­
provement attributed to the introduction of phase lead 
compensation in the switching frequency region (cf 
4.21-4.23 inc). The bridge current is seen to lead 
the load current. This occurs because the bridge 
current includes the capacitive filter current, and at 
frequencies b e l o w  the combined l o a d - f i 1 ter resonant
frequency, the capacitive reactance is greater than
79the inductive reactance.
Figures 4.30 to 4.38 show harmonic analysis of load 
voltage and current for these load configurations when 
supplied by the inverter, and the load v o l tage when 
supplied direct from the a.c. mains utility. Appendix 
10.6 gives details and values.
In each case it can be seen that the total harmonic 
content of the load voltage is reduced when supplied 
by the inverter. Except for the leading load current 
(figure 4.35, 4.28) which is rich in low amplitude
harmonics, there are very few load harmonics generated 
with this inverter design. In these results it should 
be emphasised that the relative amplitudes of harmon­
ics to the fundamental are exaggerated, due to the use 
of a vertical axis logarithmic scale.
The inverter step-response for three load conditions 
is shown in figures 4.39 to 4.41 inclusive. The 
sinusoidal reference firmware was interchanged with a 
50Hz square wave reference. The results show an ac-
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ceptable load voltage response to the input step. The 
droop in the magnitude of load voltage for each half­
cycle of square wave, (duration 10ms) results from 
saturation of the output transformer by the constant 
d.c. voltage applied to the primary. The active pri­
mary d e - saturation circuit, with its 240ms time- 
constant, is not designed to compensate for such 
saturation effects.
For the controlled load voltage the load current is a 
proportional function of voltage for unity p.f. (fig­
ure 4.39), a derivative plus proportional function of 
load voltage for leading p.f. (figure 4.40) and an 
integral plus proportional function of load voltage 
for lagging p.f. (figure 4.41).
The operation of the inverter with non-linear loads, 
in particular rectified loads with capacitive filter­
ing, is shown for two examples in figures 4.42a and 
4.42b. The test circuit for this load is g iven in 
figure 4.43 and appropriate circuit values in Appendix 
10.6. The inverter is effectively unloaded until the 
magnitude of its output voltage exceeds the d.c. load- 
filter voltage. At this instant the diode bridge 
conducts, causing a large current p u lse to be drawn 
from the inverter into the load circuit, resulting in 
transient regulation of the inverter output (a.c.) 
voltage waveform. As the d.c. ripple filter capacitor 
is increased for a given load, the inverter supplies 
current for a shorter period per h a l f - c y c l e  and in­
creased output distortion results, (figure 4.42b). 
Since this output waveform is rectified and filtered, 
its distortion is acceptable.
Figure 4.44 demonstrates the operation of the bridge
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current polarity strategy showing regions of low cur­
rent with Class AD (absorption-regeneration) switch­
ing. Bridge transistor switching action is shown in 
figures 4.45 to 4.47 inclusive for unity p.f., 0.4
p.f. leading and 0.4 p.f. lagging loads respectively. 
The waveforms are derived from the switching and pro­
tection decoding logic data latch outputs, such that 
logic 0 represents the transistor in the off-state. 
The low current region, hence current polarity cross­
over, occurs where consecutive T1-T3 switching is 
seen, which for the unity power factor load is at the 
beginning and end of each h a l f - c y c l e  of the voltage  
reference (figure 4.45). The transistor switching 
frequencies are given in table 4.2 below. The bridge 
configuration results in a load ripple frequency twice 
that of the average transistor switching frequency, as 
can be seen c l e a r l y  in figure 4.45, since one set of 
bridge transistors is always switching.
Table 4.2 Bridge Transistor Switching Frequency
Load type T1 T2 Average
Unity p.f. 58/cycle 56/cycle 2850 Hz
Leading p.f. 49/cycle 49/cycle 2450 Hz
Lagging p.f. 38/cycle 34/cycle 1800 Hz
In the leading load switching sequence, figure 4.46, a 
lengthened freewheel-regeneration state occurs between 
the leading current zero crossing and the load voltage 
crossing. Similarly, for lagging load, a lengthened 
freewheel-régénérâtion state occurs between the load 
vo l t a g e  and lagging current zero crossing instants 
(figure 4.47). It is at these exact points on the 
waveform that the relative current-voltage polarities 
change, and by circuit definition the load becomes a
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supplier of stored energy, which must be freewheeled 
or r e t u r n e d  to the i n v e r t e r  d.c. s o u r c e  via the 
regeneration state.
Finally, figures 4.48 and 4.49 show the inverter load 
response to an abrupt change in its reference a m p l i ­
tude and phase. These results were not produced en­
tirely with the control circuits described in this 
chapter, since they required use of the programmable 
reference gain and phase circuits described in Chapter 
7. S i n c e  t h e y  a p p l y  d i r e c t l y  to the i n v e r t e r  
operation, it is applicable to include them here.
Figure 4.48 shows the resistive load voltage and cur­
rent waveform when the reference demand increases the 
required load voltage from 180volts to 240volts rms. 
Figure 4.49 shows identical parameters when the phase 
of the reference is suddenly caused to lag its initial 
value by approximately 50°.
4.13 Conclusion
A controlled output voltage, transistor bridge, slit­
width inverter has been designed and demonstrated. A 
240volt rms, single-phase, 50Hz sinusoidal output is 
obtained at minimum d.c. input voltage, for full load 
output, with power conversion efficiency greater than 
75%. Full load, with low power factor (0.4 p.f. 
lead/lag) has been supplied, with power conversion 
efficiencies ranging from 77% to 87%, and bridge tran­
sistor switching frequencies from 1800Hz to 2850Hz.
An analysis of inverter losses for a resistive load is 
given in Appendix 10.7. The main power loss element 
is attributed to the conduction loss of the bridge 
Darlington transistor with its higher collector-
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emitter saturation voltage. Since base drive current 
supply requirement is not included in the efficiency 
calculations, the use of single Bipolar transistors 
with lower would show an improved power conversion
efficiency although the driver loss is increased.
By virtue of phase-lead compensation applied to the 
load voltage feedback control signal, the filter cir­
cuit capacitance can be reduced, hence lowering the 
inverter VA requirement.
The inverter supplies load voltage and current which 
is low in unwanted harmonic content. In all three 
cases across the f u l l - l o a d , worst-case power factor 
range, the amplitude of the most predominant load vol­
tage harmonic, viz 3rd harmonic is always less than 1% 
of the fundamental (50Hz).
Operation with rectifier fed loads has been demonstra­
ted with acceptable stability and output distortion, 
although some load transient regulation is apparent. 
The inverter control system's ab i l i t y  to deal with 
voltage reference transients is clearly shown.
The flexible approach taken in designing the inverter, 
with the control functions programmed in EPROM, 
ensures that the inverter may be easily adapted to a 
particular application by plug-in replacement of ref­
erence, decoding logic or both.
4.14 Discussion
The m a i n  t h e m e  of this c h a p t e r  has b e e n  the 
inverter's controlled voltage operation, with bridge 
current control applied to steer the decoding logic 
and provide an absolute level of bridge current limit.
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In fact, when current limit is invoked, the inverter 
effectively ceases to operate as a controlled voltage 
source, and functions as a controlled current source 
(figure 4.19b), w h o s e  r e f e r e n c e  is g i v e n  by the 
current limit signal (d.c. l e vel in figure 4.19a), 
described in section 4.8.3.
This is fundamental to operating the inverter in both 
the conventional controlled voltage, and the derived 
controlled current modes. In the controlled current 
comparitor circuit (figure 4.19a), the digital control 
signal is a function of the reference and the recti­
fied bridge current. Consequently, by replacing the 
d.c. level bridge current reference with a modulated  
current reference, for example the rectified sinu­
soidal voltage reference, with peak magnitude less 
than the absolute current limit value, the inverter 
output current can be forced sinusoidal ly.
When the inverter output is connected in a shunt 
configuration with load and a.c. mains supply, the 
inverter is able to supply an a.c. current to the 
load, which is out of phase with the a.c. line v o l ­
tage. This represents reactive power flow, and forms 
the foundation of inverter-based VAr compensation.
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FIGURE 4.3 ONE SWITCHING ARM OF POWER INVERTER
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FIG 4 .13a HIGH BRIDGE CURRENT SWITCHING STRATEGY
(ïlow = 1)
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FIG 4.17a BRIDGE CURRENT HALLPROBE REGULATED P.S.U.
FIG 4.17b BRIDGE CURRENT HALLPROBE AMPLIFIER CIRCUIT
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FIGURE 4.19b ACTION OF CURRENT LIMIT CIRCUIT
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FIG 4.21 SINEWAVE INVERTER - UNITY P.P. LOAD
FIG 4.22 SINEWAVE INVERTER - 0.4 P.P. LEADING LOAD




FIG 4.2 3 SINEWAVE INVERTER - 0.4 P.F. LAGGING LOAD
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FIG 4 .25a LOAD VOLTAGE ISOLATOR PHASE- COMPENSATOR NETWORK
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FIG 4.25b LOAD VOLTAGE ISOLATOR PHASE COMPENSATOR NETWORK
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FIG 4.25c LOAD VOLTAGE ISOLATOR PHASE COMPENSATOR NETWORK
CAIN OF c a s c a d e d  COMPENSATOR
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FIG 4.27 SINEWAVE INVERTER WITH PHASE LEAD COMPENSATION
UNITY P.F. LOAD
5&
FIG 4.28 SINEWAVE INVERTER WITH PHASE LEAD COMPENSATION
0.4 P.F. LEADING LOAD
m
B
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FIG 4.29 SINEWAVE INVERTER WITH PHASE LEAD COMPENSATION
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FIG 4.32 HARMONIC ANALYSIS OF INVERTER SOURCING LOAD
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FIG 4.38 HARMONIC ANALYSIS OF INVERTER SOURCING LOAD
(0.4 P.F. LAGGING)
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FIG 4.39 INVERTER STEP RESPONSE - UNITY P.F. LOAD
















FIG 4.42a SINEWAVE INVERTER WITH NON-LINEAR FULL-WAVE
RECTIFIED LOAD


























FIG 4.44 OPERATION OF BRIDGE CURRENT SWITCHING STRATEGY
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5. VAR COMPENSATION TECHNIQUES
5.1 Introduction
The power factor at which a reactive load operates, 
determines the quantity of VAr (volt-amperes reactive 
power) required. VAr cannot be converted to useful 
power. In an inductive load, it serves only to excite 
the magnetic field in the circuit. Similarly, VAr is 
required in capacitive loads to excite the e l e c t r o ­
static field.
A large proportion of electrical machinery used in 
industry, operates at low power factor, which means 
that the supply authorities have to generate more 
current than is t h e o r e t i c a l l y  required, in order to 
supply reactive power. The "extra" current has to be 
carried by the distribution network, transformers, 
swi t c h g e a r  a n d  c a b l e s ,  w h i c h  m u s t  be  r a t e d  
accordingly.
The unimproved power factor in industrial plants de­
pends on equipment design and operating conditions. 
Industrial experience has shown typical operating 
power factors by plant operations as follows.^^^
Operation Power Factor
Air compressor 0.5 - 0.8
Resistance welder 0.4 - 0.6
Arc welder 0.35 - 0.6
Machining 0.4 - 0.65
Melting
Arc furnace 0.65 - 0.75
Induction furnace 0.3 - 0.7
Stamping 0.45 - 0.7
Spraying 0.6 - 0.65
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In all cases, the power factor is lagging.
Electrical loads which consume excessive reactive 
power can cause noticeable voltage disturbances, even 
to domestic consummer's supplies. V o l t a g e  fluctua­
tions of about 10% can be noticed as interference on 
television, and as flicker of incandescent lamps. In­
dustries, particulary those with large motors, and
109steelworks with electric furnaces, can produce
rapid fluctuations in the consumption of reactive
power. Lightly loaded induction machines are notor-
108ious for their effect on power factor. Where these
industries are fed by long transmission lines, there 
is also a line voltage drop, g i ven by the product of 
the line reactance and the reactive current.
5.2 The Need for VAr Compensation
Practical and financial implications of low power 
factor industrial loads make it necessary to reduce 
the supply of reactive power from the mains grid. VAr 
compensation may be performed by industrial consumers 
on a local basis, either on the offending machinery 
itself, or at the substation transformer supply ter­
minals to the plant. Alternatively, or as a supple­
ment to this practice, the supply authority may in­
stall VAr compensation equipment on the supply system, 
thus maintaining greater control over the kVAr supply.
The benefits of VAr compensation applied to a 33 kV 
radial line, transmitting power by an overhead system 
to a lagging power factor load, are clearly outlined 
in reference 110. For a 0.6 p.f. load, VAr compen­
sation is shown to reduce the percentage line voltage 
drop from 18% to 3%, with a corresponding active power 
loss reduction from 10% to 3.5%.
147
The benefits provided by V A r  compensation can be 
summarised as follows:
(a) It ensures that the inductive kVAr supplied to the 
load area from the generating source is kept 
within reasonable limits.
(b) It functions to avoid o v e r l o a d i n g  circuits, to 
r e l e a s e  c i r c u i t  loa d  c a r r y i n g  c a p a c i t y ,  or 
conversely to reduce the capacity needed.
(c) It functions to avoid overloading, or to release 
M VA capacity of the generating plant.
For a given kW load, current and k V A  are i n v e r s e l y  
proportions 1 to power factor. Hence, power factor 
improvement leads to a reduction in current and k V A  
demand. The rating of circuit breakers and transfor­
mers is based on current or kVA loading. Consequent­
ly, if the power factor is improved, o v e r l o a d i n g  of 
equipment can be avoided or a greater kW load can be 
taken by existing equipment.
The selection of equipment ratings is normally based 
on estimates of future load growth, and if power 
factor improvement is taken into account at the time 
of selection, it may prove practical to install equip­
ment of lower current or kVA rating than would other­
wise be necessary. Power factor improvement results
2in reduced system I R loss, leading to direct saving 
in o p e r a t i n g  cost and r e d u c t i o n  of kW d e m a n d  at 
source. Similarly, the r eactive v o l t -amperes for 
inductive transmission lines are reduced, giving re­
duced kVAr demand at source.
Compensation has a beneficial effect upon system sta­
bilit y by way of raising or r e g ulating the system 
voltage level. The effective rise in load voltage is
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inherent in the reduced v o ltage drop across the dis­
tribution line. If VAr compensation is varied auto­
matically with load, the voltage varation between no- 
load and ful1-load is reduced. Alternatively, for a 
given voltage drop or variation, the load capacity of 
the transmission-distribution network is increased.
5.3 Financial Implications
The financial aspects of high power factors are of 
importance to both the supply authority and the large 
industrial consumer. The latter is concerned mainly 
with the initial cash outlay required to give adequate 
power distribution to the plant. Consequently, a 
trade-off point wil l  occur, above which the cost of 
VAr compensation equipment will exceed the correspond­
ing reduction in distribution cost.
Conversely, the supply authority is concerned with the 
generation of VAr, and the transmission and distri­
bution of power to a m u l t i p l i c i t y  of industrial and 
domestic consumers. By incorporating power factor 
dependent clauses in electricity tariffs, the supply 
authority penalises industrial consumers for low power 
factors, by imposing a heavy charge on the kVA demand 
and a modest charge for the real power (kWh) consumed. 
This gives industrial consumers an incentive for 
raising the lagging power factors of their factories 
to values approaching unity.
5.4 Methods of VAr compensation - A Review
Traditionally, VAr ccanpensation has been accomplished 
in the generating - transmission areas, and the d i s ­
tribution - load areas, either by dynamic means, such 
as the synchronous capacitor, or by static means.
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namely a combination of mechanically switched capac­
itor banks and shunt reactors. Capacitors alone are 
applied in shunt configuration with induction motors, 
hand welding equipment and similar small apparatus on 
a localised basis to achieve higher power factors.
5.4.1 Dynamic Compensation - The Synchronous Capacitor^^^'
On a load area basis, the synchronous machine may be 
employed as an a l t e r n a t i v e  mechanical drive to that 
provided by an induction motor with power factor 
improvement effected by fixed capacitors. The power 
factor of the synchronous motor is contr o l l e d  by its 
excitation, and a low leading power factor requires a 
high excitation. Hence compensation of adjacent 
l a g g i n g  p o w e r  f a c t o r  i n d u c t i o n  m o t o r s  m a y  be 
accomplished.
On a transmission area basis, the synchronous machine 
is operated without a load and used sole l y  for VAr 
compensation. In this application the machine is 
often referred to as a synchronous capacitor. The 
motor can be operated with a sufficiently high excita­
tion for its power factor to be v i r t u a l l y  zero 1 ead- 
ing,^^^ thus injecting reactive power into the a.c. 
system to which it is connected. The machine is 
usually designed to give full-load output at leading 
power factor but only 50% at lagging power factor. 
Hence the synchronous capacitor is also capable of 
absorbing reactive power from its a.c. supply by under 
excitation, although larger lagging power factors 
r e q u i r e  a w e a k  f i e l d  e x c i t a t i o n ,  and m a y  ca u s e  
instability.
This ability to absorb and generate reactive power has 
been used to accomplish compensation in HVDC converter
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stations (e.g. the Gotland scheme in Sweden^^^). The 
main reasons appear to be three-fold. By virtue of 
their stored kinetic energy, synchronous compensators 
can supply transient power to the a.c. system during 
faults, thereby improving transient stability. Syn­
chronous compensators with automatic control give a 
quicker, smoother response to r eactive power demand 
than do m e c h a n i c a l l y  switched shunt capacitors, and 
h e l p  to stabilise the frequency and v o l tage on the
a.c. side of an inverter station.
Installation and maintenance costs, the possibility of 
falling out of synchronism with resulting interruption 
of the supply, and the increase in short circuit cur­
rent when a fault occurs near the synchronous capaci­
tor, have made them less favourable in comparison to a 
number of more recent static VAr control schemes.
5.4.2 Static Compensation Using Shunt Capacitors^^^*
Shunt capacitors are a simple and economical means of 
improving power factor in the l o c a l i t y  of the load. 
In areas where it is only necessary to supply leading 
reactive power, shunt capacitors are an alternative to 
synchronous compensators. The points in favour of 
shunt c a p a c i t o r s ,  as c o m p a r e d  w i t h  s y n c h r o n o u s  
compensators are :
(a) Lower capitial costs
(b) Lower losses
(c) Less maintenance
(d) Economic and efficient in smaller kVAr ratings
(e) Suitable for individual, group and automatic 
correction methods
Connection of a shunt capacitor direct to the termin­
als of an induction motor is a convenient method of
151
improving power factor. Besides providing VAr as near 
as possible to the demand, this method has the advan­
tage that the capacitor is automatically disconnected 
from the line when the motor is switched off. Care 
must be taken to ensure that the resultant full-load 
power factor is not leading, otherwise the induction 
motor may act as a self-excited generator after iso­
lation from the supply, particulary if the moving 
parts have considerable inertia.
Since it is not possible to connect all the required 
capacitors at the equipment terminals, the remainder 
may be connected at distribution boards. With such 
line capacitors, excitation of motors can also occur 
for short periods, if the supply is interrupted at a 
time when the total connected kVAr at the point of 
supply failure exceeds the k V A r  demand of connected 
machines.
In welding applications it is often the practice to 
install capacitors on each wel d e r  so as to provide  
individual correction. Likewise Arc furnaces, where 
ratings of IM VA are common, have a significant influ­
ence on the load and power factor of the works in 
which they are installed. Shunt capacitors may be 
used as a simple, economical means of improving power 
factor. They are most frequently connected to the 
load side of the furnace transformer circuit breaker, 
allowing disconnection with the load.
If a load power factor varies e x t e n s i v e l y  over its 
operating range, automatic control facilities to 
switch the necessary capacitors in and out of circuit 
are often used.^^^'^^^ Such units are installed at 
the distribution board and mechanically switched, for
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local, c e n t r a l l y  acting p.f. correction. However, 
units of this type cannot be used for p.f. correction 
of rapidly and frequently changing loads, since their 
switching frequency is limited by the swi tchgear.
More recently, the application of capacitor units for 
power factor correction of ac/dc line-commutated con­
verter-fed loads has been c o n s i d e r e d , a l b e i t  with 
limited i m p r o v e m e n t . C o r r e c t i o n  of such a power 
system for lagging VAr, with capacitors, must be de­
signed such that the damping factor is high enough to 
prevent abnormal line voltage oscillations. The po­
tential of the combination of line filter and correc­
tion capacitors to resonate, generating harmonic cur­
rents and voltages, must be annulled with tuned har­
monic trap filters.
5.4.3 Variable Impedance - Type Static VAr Generators
More recent advancements in high power thyristor 
technology have prompted the development of electronic 
controllable static VAr compensators.̂ ^^ The applica­
tion of fast solid-state switches, to the more trad­
itional m e c h a n i c a l l y  switched capacitor - reactor 
arrangements, has produced compensation techniques 
which are vastly superior in performance. Electronic 
switches enable precise transient-free switching of 
reactive shunt elements. By synchronising the compen­
sator to the line requiring compensation, it is
possible to adjust the compensating current in each
118cycle of the a.c. system voltage.
The solid state shunt compensator functions essential­
ly as a varia b l e  reactance. The thyristor switched 
capacitor scheme (TSC) is a direct replacement for its 
mechanically switched predecessor. It is more often
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applied as a local load compensator to reduce reactive
123power demand of large industrial loads.
Controllable, leading VAr's for the a.c. system are 
provided by switching in and out appropriately di-men- 
sioned capacitor banks. Although this switching can 
be made essentially transient free, by switching out 
of circuit at the capacitor current zero-crossing 
points, and switching in when the system v o ltage  
equals the capacitor voltage, the reactive compen­
sation follows the VAr demand in a discrete steplike 
manner, so that continuous, smooth compensation is 
unobtainable. This type of compensator is limited in 
its characteristic, since it is unable to absorb re­
active power to compensate leading loads.
A development from this system is the fixed-capacitor
118thyristor controlled reactor (FC-TCR) scheme, 
(figure 5.1). An analysis of this type of reactive 
compensator and shunt capacitor configuration is given 
in reference 119. Here the VAr output is varied by 
phase controlling the current through the reactor, so 
that the sum of the load and controlled reactance can 
be balanced with the leading reactive power of the 
capacitor bank. Although in p r i n c i p l e  this method of 
VAr control gives a continuously variable, effective 
compensating impedance, the adjustment of compensating 
current can only take place at discrete instants of 
time.
Partial cycle current conduction, however leads to the
120generation of unwanted current harmonics. These
line harmonics can be e f f e c t i v e l y  suppressed, by 
replacing the fixed capacitor with a filter network 
that provides low-impedance shunt paths at harmonic
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121frequencies. Fast response, and capability to
b a l a n c e  loads, make the FC-TCR scheme p a r t i c u l a r l y  
advantageous for local load compensation.
In transmission-line compensation, however, the FC-TCR
scheme suffers from two major shortcommings. High
standby losses occur, since at zero VAr output the
current in the fixed capacitor has to be cancelled by
the current in the thyristor controlled reactor. The
f u l l y  rated circulating current results in large
losses, with considerable economic penalty if the
118condition exists for a prolonged time. It has been
shown that under large system disturbances, the 
behaviour of the response immediately after the onset 
of disturbance, is uncontrollable.
For these reasons, the Thyr is tor-switched-capacitor,
thyristor-controlled-reactor (TSC-TCR) scheme has been 
122developed. Comprising banks of capacitors, each in
series with a thyristor switch and a thyristor con­
trolled reactor bank, the principle of operation is to 
over-approximate the leading VAr demand and, at the 
same time, control the current in the reactor to 
cancel the surplus. The corresponding VAr output is 
c o n t inuously variable both leading and lagging, the 
losses at zero VAr are negligible, and full control of 
both capacitor and reactor banks is available follow­
ing large system disturbances.
5.4.4 The Power Factor Controller
124The concept of the Power Factor C o n t r o l l e r  is to 
reduce the voltage applied to an induction motor when 
it is p a r t i a l l y  loaded, resulting in significant 
energy savings.
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At full load, the induction motor requires a high flux 
density in order to perform adequately. Under this 
condition the motor is running at peak efficiency with 
a power factor of about 0.8. At reduced load, h o w ­
ever, the high current in the field coils still sup­
port a high flux density, although no longer needed.
108The resulting power factor can drop as low as 0.1.
The losses associated with the high current, under 
light load, are primarily in the form of heat.
In a partial load condition, the motor would produce 
the same torque at essentially the same speed, even if 
much weaker magnetic forces were set up by decreasing 
the current which produces these fields. The electric 
motor, on its own, cannot recognise the load con­
dition, and w i l l  continue to draw near full load 
current, even when operating with no load.
The PFC provides local control of a single-phase in­
duction motor, by insertion of a triac or back-to- 
back thyristor pair in the motor power supply line, 
(figure 5.2). It then controls the line current to 
the motor, in a manner dependent on the system power 
factor, by allowing periods of zero line current.
It is c l e a r l y  not a VAr compensator of the type which,
by shunt compensation, supplies or absorbs reactive
power, although in some operational respects its end
125results are of a similar nature. The PFC can save
energy by reducing the power (Watts) consumed by a 
motor that is not fully loaded. It forces an unloaded 
motor to run at a more desirable phase angle, reducing 
the reactive power demand. It can also protect the 
motor from excessive line voltages, allowing only that 
required for the particular mechanical load.
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Al t h o u g h  this application has p r o v e d  effective and 
provides continuous control, it has one distinct 
d i s a d v a n t a g e . Its operation, by virtue of in-line 
phase-c o n t r o l l e d  c u r r e n t  s w i t c h i n g ,  c a u s e s  lin e  
harmonics to be generated resulting in severe dis­
tortion of the mains supply voltage w a v e f o r m . I t  
is probable that widespread PFC usage on localised 
power grids will degrade the performance of substation 
and transmission facilities.
5.4.5 Current Source - Type VAr Generators
It has been proposed that a current source - type VAr 
generator can be realised by a single i n d u c tively  
loaded ac-dc converter, (figure 5.3). With conventio­
nal six-pulse operation the natural ly commutated con­
verter can only provide lagging VAr's. However, the
force commutated inverter can provide both leading and
118lagging VAr output.
127 128Arrillaga and Hyland, and Takahashi and Nabae,
ha v e  shown that, since active and reactive power in 
the nat u r a l l y  commutated six-pulse current source 
converter is interdependent, this single bridge con­
figuration cannot be used e f ficiently for reactive 
power control. Both proceed to define back-to-back 
and cascaded converter configurations for independent 
control of active and reactive power. In principle, 
the mode of operation of the two configurations is 
similar. One converter acts as a rectifier and the 
other as an inverter (figure 5.4) making it poss i b l e  
to absorb variable reactive power without active power 
consumption, other than the resistive loss in the 
switching devices, multiphase transformer and reactor 
winding.
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Arrillaga and Hyland propose a 12-pulse back-to-back 
converter with connection to the supply via a multi­
phase transformer. To reduce current ripple, the rec­
tifier is star-star connected and the inverter star- 
delta connected (figure 5.5). Reactive power control 
is achieved by altering the inverter-rectifier firing 
angle difference. Energy is transferred from the 
mains supply via the rectifier bridge, and stored in 
the inductor. It is subsequently returned to the 
supply as reactive power, by the inverter bridge, to 
provide compensation. It has been demonstrated that 
this back-to-back ac/dc converter configuration can be 
controlled to achieve a full range of reactive power 
control.
Takahashi and Nabae propose a more complicated 24- 
pulse asymmetrical, line-commutated, cascaded conver­
ter scheme for reactive power control. Although this 
scheme employs a complicated arrangement of converters 
and multiphase transformers, with reactive power con­
trol effected by controlling the firing angles, o<^, <x*2 
(see figure 5.4), the thyristor converter is unable to 
supply leading current making it necessary to connect 
a fixed capacitor bank in parallel with the converter.
5.4.6 Voltage Source - Type VAr Generators
The basic principle of this type of VAr generator is 
derived from the operation of the synchronous capaci­
tor with variable excitation. A static equivalent can
118be realised with a d.c. to a.c. inverter. The
voltage source configuration is analogous to the cur­
rent source configuration. This is shown in figure 
5.6. In the former, the d.c. energy for the compensa­
tion process is stored as a voltage across a capacitor
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bank, with the d.c. sides of the rectifier and inver­
ter mutually shunt connected. With the current source 
configuration, compensation energy is stored as a 
current in the inductor, and the r e c t i fier-inverter 
d.c. sides are connected in series.
However, since reactive power control is effected by 
control of the line current, the voltage source type 
VAr generator requires connecting inductance between 
the inverter and a.c. line in order to accomplish 
reactive . current compensation. The compensation 
method is based on the pri n c i p l e  that the current 
through the connecting inductor theoretically lags the 
voltage across it by 90°. By control of the inverter 
output voltage, and hence the connecting inductor 
voltage, the reactive power can be varied from leading 
to lagging. Increasing the amplitude of the inverter 
voltage above that of the a.c. line voltage causes the 
i n v e r t e r  to b e c o m e  a s u p p l i e r  of l e a d i n g  VAr. 
Decreasing the amplitude of the inverter voltage below 
that of the a.c. line causes the inverter to act as a 
lagging load.
When the mains and inverter voltage are kept strictly 
in phase, the real power losses in the inverter and 
connecting inductor must be supplied from the d.c. 
supply. However the d.c. supply rectifier may be 
replaced with a suitably sized, d.c. storage capaci­
tor, (figure 5.6b). A real component of current can 
be caused to flow from the a.c. line to the inverter 
to supply losses, by introducing a phase shift between 
the inverter and line voltages. For lagging load 
compensation, the inverter voltage is required to lag 
the line voltage and for leading load compensation, it 
is required to lead the line voltage.
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The voltage source VAr generator is theoretically an 
excellent controllable shunt compensator. It provides 
continuously varia b l e  leading and lagging VAr with 
minimal r e a c t o r - c a p a c i t o r  n e t w o r k s .  By design, 
extremely fast VAr control response is obtainable with 
negligible harmonic distortion. However, this type of 
c o m p e n s a t o r  r e q u i r e s  c o n t r o l l a b l e  semiconductor 
switches. Present examples use force commutated 
thyristor valves, since power transistors are not 
realistic at M VA powers. The continuing advance in 
GTO technology may serve to make such systems more 
economically viable in the future.
One such voltage source VAr compensator has been
129designed in Japan and installed in the distribution 
network with satisfactory r e s u l t s . T h e  output 
transformer is designed so that its leakage reactance 
value is sufficient for the connecting reactance 
between the inverter and the a.c. line. Providing the 
input d.c. capacitor reservoir is charged to line 
voltage, no transient is caused when the compensator 
is s w i t c h e d  o n t o  the line. C o n s e q u e n t l y  it is 
possible to realise a large static VAr compensator 
unit in one location. In addition, continuous, fine 
VAr control with fast response is attainable, reducing 
line v o l tage and current distortion and ensuring 
stable operation of the total power distribution 
system.
The disadvantage with this SVC is that in order to 
reduce the line current harmonics to a permissible 
level, 36-pulse operation is required. This is 
achieved using 6 unit inverters whose output voltages 
are of the same waveshape but c o n s e c u t i v e l y  phase
160
advanced by 10°. These voltages are combined by a 
special multi-phase transformer to obtain the required 
sinusoidal waveshape.
5.5 Discussion
Of the m u l t i p l i c i t y  of VAr compensation techniques 
reviewed in this chapter, the voltage source inverter 
V A r  c o m p e n s a t o r  is of s p e c i a l  interest. The 
application of the slitwidth inverter should reduce 
the problem of line current and voltage harmonics, and 
hence the complexity of the inverter system.
In Chapter 7, a configuration to perform Static VAr 
Compensation of mains-fed power systems is proposed. 
The transistor slitwidth inverter is used in a similar 
manner to that described, although reactive current 
control is effected by active sinusoidal modulation of 
the inverter current control reference, and invoked by 
phase shifting the inverter voltage reference with 
respect to the mains voltage.
The SVC is based upon the 0.5 k V A  inverter described 
in Chapter 4, and incorporates a microcomputer system 
to perform supervisory control and health monitoring 
functions.
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Figure 5 .1 Block Diagram of a Static Var Compensating System
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Figure 5 . 6a Current Control Configuration
A.C D.C
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Figure 5 . 6b Voltage Control Configuration
Figure 5.6 Comparison of Current Source and Voltage 
Source VAr Compensators
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6. MICROCOMPUTER CONTROL OF POWER ELECTRONIC EQUIPMENT
6.1 Introduction
The microprocessor is perhaps the most important de ­
velop ment the electronics industry has seen for at 
least the last fifteen years. Its ability to perform 
a wide variety of different functions has reduced 
hardware cost, because its almost unlimited range of 
applications makes volume production economical, when 
compared to the dedicated large scale integrated cir­
cuit with its corresponding smaller market potential.
The microprocessor can be coupled, via suitable inter­
face circuits, to a wide variety of external devices, 
which both provide its input signals, and are con­
trolled by its outputs. In general terms, the micro­
processor is a replacement for hard-wired logic in 
most applications where hard-wired logic is still 
used, and in applications where more complex logic 
could have been used to advantage if the cost had not 
been prohibitive.
The main advantages offered by single-board micropro­
cessor systems are lower cost, fewer components, 
increased versatility, and reliability. Existing sys­
tems can be modified at w i l l  by changing the program  
instructions, often mer e l y  by changing a ROM device. 
However a program development system, requisite for 
serious work, is an expensive tool and program de- 
velopmemt is time consuming. Such changes may not 
always be as simple as they sound.
Since 1972, when the first microprocessor integrated 
circuit was announced by Intel, many and varied d e ­
vices have appeared on the market. With the frequent
166
technological and conceptual advances that have tran­
spired, improvements in uprated performance, speed and 
reliability have been effected. Significant changes 
in the structure and architecture of microprocessor 
systems ha v e  generated the present day scenario, 
ranging from the 8-bit data structure, through 16-bit, 
to the l a t e s t  g e n e r a t i o n  3 2 - b i t  m i c r o p r o c e s s o r  
architecture, now becomming available.
6. 2 Microprocessor Applications
Today there are a w e a l t h  of opportunities to exploit 
microcomputer technology in the electronics and power 
industry. Several papers have been published on the 
use of microcomputers to control specific power elec­
tronic systems. The application is shown to lend
itself to the control of inverters for induction motor
80 81 82 drives, ' d.c. to d.c. converters, d.c. motor
d r i v e s , a n d  high voltage d.c. converters for
power transmission.®^ With certain limitations, the
microcomputer is used as a logic element within the
power converter, for example, to implement the inver-
43 53ter PWM strategy, ' or alternately to operate as a 
process supervisor. It is g e n e r a l l y  accepted that, 
for speed reasons, not all control tasks can be 
entrusted to one microprocessor. Total system control 
necessitates a hard-wired logic - microprocessor 
combination, or a multiprocessor arrangement.^^'®®
6.3 The Real-Time System
Many attempts h a v e  been made to define a "real-time" 
system. An application demanding that processes occur 
in synchronism with the outside world, is one suitable 
definition.®® A real-time system reacts so as to 
affect the e nvironment in which it is operating. It
167
is a colle c t i o n  of devices, c o n t r o l l e d  by a stored 
program of instructions. This program acts as the 
regulating element in a feedback loop, which forms 
part of an industrial system. A real-time system 
comprises two parts. The "controlled" system consists 
of the hardware devices, which make up the part which 
interfaces with the environment, and the "controlling" 
system consists of the software element, together with 
its associated processing hardware.
Control of the inverter is one such real-time process 
in which the required speed of response, precision and 
range of real time functions pose a p a r t i c u l a r l y  
stringent control task. An efficient program struc­
ture must be realised to minimise computation time.
6 .4 Using a Microprocessor for Inverter Real-Time Control
The r elative merits of using a microprocessor to 
perform the supervisory control, health monitoring and 
protection of a general inverter application system, 
by replacing hard-wired logic controllers, are o u t ­
lined in the following discussion.
The software - hardware boundary of the microprocessor 
allows many traditional hardware functions to be per­
formed in software. Signal filtering can be realised
w i t h  the i m p l e m e n t a t i o n  of d i g i t a l  f i l t e r i n g  
87algorithims, afforded by the mathematical capability 
of the microcomputer. Software p r ovides the f lexi­
bility to control different inverter applications or 
configurations, with minimal hardware change, which is 
especially advantageous at the development stage. In 
the industrial environment, the designer is equipped 
with the means to reduce the lead time, inherent with 
custom hardware, to accomodate specific requirements.
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similarly, once equipment is installed, the ease of 
modification by software retrofit, requiring minimal 
hardware changes, is h i g h l y  desirable. This flexi­
b i l i t y  is d e m o n s t r a t e d  in c h a p t e r  7 w i t h  the 
application of the inverter to Static Var Compen­
sation. The I n v e r te r-SVC, initially designed with 
lead-acid accumulator d.c. source, is adapted to use a 
capacitor bank, simply by modification of a small 
software routine.
Standard interface protocols (e.g IEEE and RS 232), 
a l l o w  access by external digital equipment, for 
changing control settings, or remote acquisition and 
display of control function status data.
Reduced circuit complexity should increase hardware 
reliability, and improvements in software-hardware 
diagnostics can be achieved with self-test programs. 
The m u 1 ti-tasking ability of the processor may be 
utilised, so that h e a l t h  monitoring or supervisory 
tasks can be run in background mode, and the main 
control function, and protection task, in foreground 
with high p r i o r i t y . ® ® ' T h e  man-machine interface is 
enhanced by the microprocessor d i s play capability, 
allowing an operator to monitor the process visually, 
and generate any necessary response via a keyboard.
Often, when performing a particular task in a h a r d ­
wired logic system, many operations are carried out 
simultaneously. With the microprocessor-based system, 
the approach is different, because it can only perform 
one operation at a time. Therefore, the task u nder­
taken must be represented as a series of sequential 
operations. Some operations however may be performed 
by autonomous sub-systems such as l/O controllers.
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allowing the task to execute concurrently with its l/o 
operation. The amount of additional circuitry used 
beyond the microprocessor sub-system is a matter for a 
trade-off between several factors; speed, hardware, 
and software costs being the most important.
The a p p l i c a t i o n  of m i c r o c o m p u t e r s  in the p o w e r  
electronics field seems very advantageous. However, 
there are certain disadvantages with microprocessor 
implementation. The d e v e l o p m e n t  cost of a project 
includes both hardware and software. A software 
development system is required, which if not already 
available, adds to project costs. Software that is 
well designed, written, tested and documented is time 
consuming and expensive to produce. On hardware 
aspects, microprocessor output requires buffering and 
special interfacing to high vo l t a g e  circuitry. If 
control signal inputs and outputs are of an analogue 
nature, then the use of digital processing requires 
analogue-to-digital converters at the input interface, 
and d i g i t a 1 - to-analogue converters at the output. 
Noise immunity, as with standard TTL, can be a problem 
in high electrical noise environments. That of power 
electronics is particularly stringent, and care must 
be taken in the design and layout of these circuits to 
minimise the effect on the processor of high rates of 
change of v o l tage and current in the semiconductor 
switching circuit. The more recent CMOS m i c r o ­
processors are ideally suited to such noisy environ­
ments, s i n c e  they o p e r a t e  w i t h  a h i g h e r  s u p p l y  
voltage, hence have higher noise margins.
S i n c e  the m i c r o p r o c e s s o r  is a s e r i a l  o p e r a t i o n  
processor in real time, albeit fast, delay in response 
to control input signals is inherent.
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896 .5 The Optimum Hardware - Software Control Solution
The decision on whether or not to implement a m i cro­
processor control solution is dependent on many 
factors, some of which h a v e  been outlined above. 
Contrary to popular opinion, it does not necessarily 
f o l l o w  that the microprocessor is the onl y  or best 
solution.
Of three a l t e r native solutions to a control design 
problem the custom design approach is the most costly 
to initiate, because masks h a v e  to be designed and 
produced, requiring a heavy pre-production investment, 
which has to be apportioned over the production run. 
Custom design is therefore only economic where a very 
large volume of a product is to be produced. In 
contrast, random logic design is initially the cheap­
est of the three approaches. There is very little 
pre-production cost except the design and development 
cycle. However, at high production volumes the per- 
unit cost remains near the initial unit cost, despite 
some quantity component discount. Therefore the total 
production costs rise sharply and each product built 
incorporates a large proportion of component cost.
The third method; microprocessor based design, is 
currently a compromise between these two alternatives 
and is increasingly becomming more attractive as hard­
ware prices fall and programming skill increases. 
Table 6.1 below sumarises the advantages of micropro­
cessor design over random logic and, once the cost 




























The flowchart, figure 6.1, represents the most common 
decision process, excluding cost, between a micropro­
cessor and random logic implementation.
Since at the outset of this work the cost factor was 
not of major significance (a microcomputer was already 
available), it was the other design factors which were 
of major influence. With the range of 8 -bit micropro­
cessors then readily available, processor speed limit­
ations made it unfeasible to replace the s 1 itwidth 
inverter logic with a microprocessor. A l t h o u g h  a 
microprocessor solution could have been used to imple­
ment the two bridge current switching strategies, 
hardwired EPROM logic is faster, and the requirement 
for maximum response in this control circuit has 
already been demonstrated.
Some workers have attempted implementation of a full 
software-based system, although it is generally accep­
ted that any gain in flexibility is at the expense of 
execution time. In relation to the 8 -bit microproces­
sor time-frame, low to medium speed control functions 
(with required stimuli - response times greater than 
30us) may be performed by the microprocessor. How-
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ever, the high speed requirements of bridge control
and fault protection (requiring microsecond response
times), remain in the r ealm of hardwired logic.
Hence for microprocessor based, real-time control, the
answer is to use mixed microprocessor and hardwired 
80digital logic. This particular control solution is 
implemented in the siitwidth inverter power system 
applications, described in the following chapters.
An alternative solution, that is becomming increasing­
ly more favoured in memory based systems, requiring 
both high computational power and fast stimuli - re­
sponse cycles, is a multipr o c e s s o r  arrangement.®^ 
True multi-tasking, using dedicated parallel operation 
processors, can achieve the required response, with 
the added advantages of software flexibility.
6 . 6  Recognising Real-Time Stimuli
Having established a microprocessor based control 
solution, the real-time operation of the processor 
requires consideration.
A real-time processor system must maintain responses 
to stimuli from the controlled equipment. In all but 
the simplest of designs, many stimuli exist, and in 
practice, purely sequential recognition of these 
stimuli, and generation of responses, is too limiting. 
It is likely that the sum of all possible stimuli 
wo u l d  saturate the microprocessor system's response. 
In essence, the management of the real-time software 
and the hardware resources must be such as to minimise 
delays in responses computed to input stimuli.
Events that happen in real-time must be recognised 
quickly in order to leave sufficient processing time
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for computation of the response. The two possi b l e  
ways of handling event recognition are interrupts and 
polling.
6.6.1 Recognition by Polling
In a p o l l i n g  system the important input signals are 
read and analysed c y c l i c a l l y  without interruption, 
whether anything important has changed or not. This 
method may cause the processor to lose its respon­
siveness to environmental changes. Hence the control­
ling software in the microccanputer must regain control 
sufficiently often to guarantee that no significant 
input data changes are lost. This can impose some 
unreasonable demands on the software. Software con­
trol routines must be concise, if the controlled sys­
tem is to remain unaware that processes are not opera­
ting concurrently.
Generally, p o l l i n g  systems are simpler and more re­
liable, although careful software design is required 
so that there wi l l  be no degradation in performance. 
The software can be easier to test, especially if the 
entire program is small, since the sequence of actions 
is well defined.
Provided the application lends itself to short proces­
ses, that carry out independent activities, then the 
simplicity of this approach has much to commend it.
6.6.2 Recognition by Interrupt
The major drawback of the p o l l i n g  method occurs when 
processes take a considerable time to execute, causing 
the system to become sluggish in its response to 
changes in the control environment.
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Ideally, in order to react to a change in the co n t r o l ­
led system, a microcomputer should swap from one pro­
cess to another, giving the impression to the environ­
ment that the processes are operating concurrently. 
The use of interrupts permits scheduling of a number 
of tasks. The interrupt system is more efficient in 
processor time and introduces less "jitter" into the 
stimuli-response cycle.
Unlike the sequential, continuous execution of proces­
ses with the polling method, the normal low priority 
software of an interrupt system is executed until 
hardware senses that some significant, external event 
has occured. At that point, the low priority software 
is interrupted, suspended, and then some high priority 
software executed. More detail on general interrupt 
technique is given in references 8 6 , 89 and 90.
Programming of multi-interrupt systems is inherently 
more demanding and harder to test. The emphasis 
placed upon the use of interrupts, and the importance 
placed on the discussion of particular interrupt char­
acteristics by manufacturers can cause the misappre­
hension that all systems should be run under inter­
rupt. However, interrupts are only needed in systems 
where the processor has a task which can be performed 
while a device is becomming ready for the processor's 
a t t e n t i o n ,  or a fast r e s p o n s e  is e s s e n t i a l  to 
occasional "alarm" signal conditions.
In the majority of power electronics - microcomputer 
applications, software control operates in a fore­
ground - background mode, using a mix of interrupt 
operation for recognition of the power converter 
control stimuli, requiring a short s t i m u 1 i-response
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cycle, and p o l l e d  operation for operator stimuli 
recognition, where a much longer cycle is accept- 
able.43'80,82-85
O Q  Q1
6 .7 The Microprocessor Development System '
When using a microprocessor to implement real-time 
control, a microprocessor development system (MDS) is 
an essential tool. A l t h o u g h  in many applications, a 
single-board microprocessor, with operating code in 
firmware, w i l l  be used in the end product, it is 
almost impossible to design a system around the naked 
microprocessor, and test it satisfactorily.
The MDS hardware should comprise the microprocessor 
plus a sizeable amount of read-write memory for p r o ­
gram development workspace. Input-output capability is 
required to interface VDU, keyboard and data storage 
facilities such as cassette tape or, preferably, flop­
py disc drive. The MDS must be configurable, to allow 
interface to the c o n t r o l l e d  equipment. A printer is 
essential to obtain program listings, and if the final 
version of the applications software is to be program­
med in firmware, an EPROM programmer is necessary.
The software requirements of the MDS are an operating 
system (or monitor program) which manages the re­
lationship between the applications programs and the 
computer itself. An assembler program is required, or 
a compiler, if programming in a high-level language, 
and debug and program single-step facilities are 
invaluable to test the written, assembled software.
6 . 8  Choice of Programming Language^^'
The choice rests between the use of a machine indepen­
dent h i g h - l e v e l  language (h.1 .1 .) and the unique as-
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sembly language (a.i.) for the particular microcompu­
ter. Traditionally, real-time software has been writ­
ten in assembler language, and there has been much 
controversy over the use of a h.1 .1 . for such applica­
tions. The traditional high-level languages, origin­
a l l y  d e v e l o p e d  for mainframe computers, are u s u a l l y  
more suited to arithmetic computation than for control 
and i/o functions, where the more intimate r e l a t i o n ­
ship to machine code, available with the a.i., should 
result in more efficient programs and use of memory 
space.
The advantages of h.l.l's are;
(a) A degree of self-documentation and readability
(b) Development time and especially debugging time is 
reduced
(c) Software is easier to maintain and modify
(d) Programs are portable i.e. they are not limited to 
one particular computer
The disadvantages of h.l.l's are:
(a) Code generated by h.1.1. compilers runs slower
(b) Code generated, generally occupies at least twice 
as much memory space to achieve an application 
result, than an equivalent function a.i. program
(c) The compiler and linker programs require very 
large amounts of disc-based storage and computer 
memory to operate, increasing the d e v e l o p m e n t  
system cost.
It is c l e a r l y  advantageous if a h.1.1. compiler is 
capable of accepting embedded a.i. routines within 
predominantly h.1.1. programs. Since the compiler is 
not capable of optimising generated code, critical 
program segments (with respect to time or memory
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bytes) can be written in a.i., where optimisation is 
at the programmer's control.
The last few years h a v e  seen the emergence of new, 
control orientated, high-level languages for microcom­
puters, which both handle l/O requirements and compile 
efficiently. However, their operational overhead in 
terms of memory, is still greater than a.l's.
Typically, assemblers are available for microcomputers 
that require about 4K bytes of memory in which to run. 
The amount of memory required for the source and 
object code is o b v i o u s l y  program dependent, but for 
small to medium control applications it is generally 
less than 4K. Consequently the assembler can be sup­
ported on a small configuration, perhaps the actual 
computer used in the product protype. H i g h - l e v e l  
languages require larger systems to support them. 
Native computer compilers require configurations of 
typically 64K bytes, plus a disc operating system.
However, on balance, unless there are severe hardware
constraints, special requirements, or the lack of a
88 93suitable compiler, the h.1 .1 . is recommended. '
6 .9 Applications Software Design
6.9.1 Design Techniques
The best remedy for complexity is simplicity. The 
simplest designs are usually the best. The purpose of 
all software design methodologies is to produce simple 
designs whose structure corresponds to that of the 
problem at hand. Various design techniques approach 
this ideal differently at the design level, and at the 
programming level.
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structured design^®® is a technique for separating 
functions within a progreim into relatively independent 
modules. Sometimes called modular design, one of its 
most important benefits is that it greatly enhances 
the ability to revise the final code. The resulting 
programs are simpler, can be written, understood, 
tested and changed piece by piece with less likelihood 
of error. Minimal intermodular coupling ensures that 
the side effects of changes are drastically reduced.
Top-Down functional design^®^ is the usual approach to 
large engineering problems. Here the program proceeds 
from the requirements to functional specification, to 
design, to coding, to verification and test, and fin­
ally to operation. The resulting design is readable 
from the top down, and organised in a h i g h l y  struc­
tured hierarchic way, which decomposes each program 
into a sequence of simpler functional subprograms. 
This technique lends itself to structured programming 
in which major program segments can be broken down 
into small programs and subroutines.
Problems in correctly modularising functions may re­
sult in high communicative coupling between modules, 
increasing complexity and interdependence. The resul­
ting program structure does not automatically exhibit
close correspondence to the problem in hand. The Data
88Structure design method, makes the structure of the 
environment dictate the structure of the data, which 
in turn dictates the structure of the functions and 
processes in the system. In this way functions exhib­
it close correspondence to the problem environment.
6.9.2 Standards for Software Design
With assembler level software design, it is not always
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possible to fully implement one of these design proce­
dures. Often a mixture of the top-down functional 
design technique and the advantages of the modular and 
low coupling techniques are combined. The appli- 
cations software in chapters 7 and 8  has been designed
within this framework, and documented according to
1 0 2defined standards.
6.9.3 Structured Programming
The underlying aim in implementing ordered design and 
documentation techniques is to produce good programs. 
The criteria for a good program include:
(a) Conformity with specification
(b) Reliability (characterised by the number of bugs 
in a program)
(c) Robustness (its resistance to misuse)
(d) Usability (indicated by ease of use)
(e) Modifiability (measured by cost - time of altering 
the program)
(f) Performance (characterised by running efficiency)
(g) Economy of resources (e.g. memory)
These aspects are discussed in more detail in referen­
ces 101 and 103. The latter criterion is directed 
more towards small, ROM based, single board microcom­
puter systems.
At programming level, several methods have been docu­
mented in available literature to aid the production 
of good programs. W e l l  accepted concepts include
pseudo languages such as Program Design Language 
8  3(PDL), and Con t r o l - R e s t r i c t i v e  Instructions for 
Structured Programming ( C R I S P ) t h e  more graphical 
concepts of Hierarchy plus Input-Process-Output (HIPO) 
and decision t a b l e s ; D a t a  Sequence Charts and
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Finite-State Machines®® and last, but by no means 
least, structured flow charts.
Although a great variety of control structures exist, 
it has been shown that every proper program (that is 
one which can be flowcharted having only one entry 
point and one exit point, with every point reachable 
from the entry point) can be represented by the canon­
ic program structure set^®^ shown in figure 6.2. Each 
of the subprograms inside the structures are entered 
at the top and exit from the bottom. Thus program 
flowcharts formed by inserting any one of the three 
structures as a subprogram, can literally be read form 
top to bottom. Readability is enhanced, and it has
been shown that a restriction to such a set is a great
 ̂ ^ . 105aid to error free programming.
Two other structures, shown in figure 6.3, are gener­
ally accepted as additional valid program structures. 
With the DO-WHILE structure, the subprogram "f" is 
executed before the test is made and is therefore 
executed at least once. This is the commonest form in 
assembly language programming. The CASE structure is 
simply a m u l t i p l e  decision structure returning to a 
common point. Both elements of the extended structure 
can be derived from the basic canonic structure.
Real-time programming often results in the generation 
of certain types of non-proper programs. Such are 
unavoidable when interrupts or human operator decisi­
ons affect the program operation. These events may 
result in alternative routine exits, which cause un­
structured terminations in the structured flowchart. 
The method of flowcharting multiple-exit occurrences in 
otherwise structured programs is shown in figure 6.4,
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where "e" is the condition or event under which the 
extra-normal exit occurs.
6 .10 The "MicroMaster" System
The "MicroMaster" is a Z80 based microprocessor system
that was developed at the University of Bath, School
97of Electrical Engineering, and is marketed under the 
name "Polestar", by Sirius Microtech Ltd.^®® It is 
used as the inverter applications software development 
system, and as the operational control processor. An 
o v e r v i e w  of the hardware configuration is given in 
figure 6.5. More detail regarding the explicit 
operation of the CPU and peripheral components may be 
found in references 94 to 96, which describe both the 
hardware, the software programming facilities and the 
system interrupt capability.
The operating system software is based on the Nascom 
NAS-SYS1 monitor which has been upgraded for the par­
ticular application. The first series MicroMaster was 
not a disc based system, ruling out the use of a high 
level language. The Z80 assembler language is used 
for applications programming. However, since the 
real-time constraints, described in section 6 .8 , are 
particularly demanding for this control application it
is considered u n l i k e l y  that a h. 1 .1 . w o u l d  hav e  been
98used. The Zeap Z 80 E d i t o r - A s s e m b 1er p a c k a g e  
provides the means of writing the program source and 
generating the machine readable hexadecimal object 
code.
6.10.1 Input-Output and Interrupts
The PIG is software configured to operate as a CPU 
interrupt generator in the inverter power system ap­
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plications. Its l/o comprises two separate ports each
with eight lines. In the applications software the
94CPU is set up to operate in interrupt mode-2, and 
each PIO port supplies part of the address of its 
interrupt service routine. If several independent 
signals are interfaced to one port, it is necessary 
for the controlling software in that port's interrupt 
routine, to poll the signals in order to establish the 
exact source of the interrupt.
Conventional data transfer to and from the controlled
process is obtained by means of memory mapped input-
90output, a w e l l  established technique which allows 
for many data ports, provided the full complement of 
the CPU's addressable memory is not required.
6.10.2 The Memory Mapped l/o Decoder
If the memory mapped l/O is located in the normal 
addressing space of the processor then the registers 
can be regarded as ordinary memory locations. The 
difference between this "memory" and conventional 
memory is that read and write (input and output) 
operations at the same address can access different 
information. Since the information in the memory is 
input from external devices, w h i l e  output is fed to 
external devices, these registers must be accessible 
to the controlled process system and the processor.
The decoder must distinguish between accesses to the 
input-output registers and the system ROM and RAM. An 
input-output system for bi-directional data transfer 
is shown in figure 6 .6 . The memory address is decoded 
to select the appropriate input or output port. Memory 
mapped l/o offers the programmer the complete reper­
toire of memory reference instructions as l/O instruc­
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tions, giving a great deal of freedom in the selection 
of source and destination registers and the operations 
performed on the l/O registers.
6.10.3 The l/o Decoder Circuit
The practical circuit, designed to decode memory map­
ped i/o at memory addresses CFF 8  to CFFF„, giving 
eight write locations and eight read locations, is 
shown in figure 6.7. The active-high lines A3 to A15, 
decode the memory mapped l/O field, and A2-A0 are 
further decoded, in combination with the a c t i v e - l o w  
processor control signals"Hb, WR* and MREQ, to produce 
the desired 1 of 16, active- low select lines for the 
i/o buffers or latches.
The circuit diagram also includes the necessary 
address and control bus 1 ine-receivers from the 
processor, 1 ine-drivers for the decoded read-write 
strobes and the bi-directional data bus t r a n c e i v e r . 
F u l l  d e t a i l s  of t h e s e  c i r c u i t s  can be found in 
reference 99.
6 .11 Summary
A mixed microprocessor - discrete logic control system 
is the most realistic, economic solution for the 
inverter based SVC and UPS applications of chapters 7 
and 8 . The complete interface between the "Micro­
Master" and the power system hardware (fig 6.5), con­
sists of eight memory mapped data read/write ports and 
two p a r a l l e l  input ports. Both ports accept up to 
eight autonomous data bit signals and are configured 
with processor interrupt capability.
A pplications software is designed using structured 
techniques, and documented to defined standards.
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Flowcharts are used to show the control structures and 
operational procedures of the applications software 
tasks. This level of detail, down to the module 
s p e c i f i c a t i o n  s t a g e ,  t o g e t h e r  w i t h  t h e  t a s k  
s p e c i f i c a t i o n  - m o d u l e  f u n c t i o n  summa r i e s ,  is 
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F i g u r e  6 . 1 Accessing the Viability of a Microprocessor 
Control Solution
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(a) DO f THEN q
(b) IF c THEN f ELSE q
false truecondition







Figure 6.2 Canonic Programme Structure
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7. A SLITWIDTH INVERTER - BASED STATIC VAR COMPENSATOR
7.1 Introduction
The basic principle of VAr compensation is to supply 
the VAr requirement of a reactive load, so that it 
appears to the mains supply as a unity p.f. load. 
Essentially the compensator should perform its func­
tion whilst absorbing minimum real power from the 
mains. The concept of VAr compensation discussed in 
this chapter is based on Kirchoff's current law opera­
ting at the VAr compensating node (X), in figure 7.1, 
where the load, mains and compensator are m u t u a l l y  
connected in a shunt configuration.
Since the mains impedance (Z^) is negli g i b l e  in com­
parison to the compensator impedance the line
voltage is defined by the mains voltage source, irres­
pective of compensator effective terminal voltage. 
Hence VAr compensation current can be supplied by the 
current source compensator, at line voltage, according 
to the equation:-
^LOAD I ~ ^MAINS 1^2 ^INVERTER /^3
Then for a given v a l u e  of I,^,^ in magnitude andLOAD
phase, IjiNVERTER modified in magnitude, phase or 
both, in order to reduce the phase difference between 
mains current and line voltage.
7.2 The Inverter Compensator
The inverter compensator, described in section 5.4.6 
of chapter 5, is an open-loop voltage source inverter, 
requiring connecting reactance between the voltage  
control loop feedback terminal, and the actual output 
connection to the compensating node, in order to
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achieve the desired compensating current.
The slitwidth inverter described in Chapter 4, is 
esse n t i a l l y  a vo l t a g e  - c o n t r o l l e d  source, which by 
design is forced to operate in a contr o l l e d  current 
source mode (c.f. section 4.14) when connected to the 
compensating node.
The slitwidth inverter al s o  has leakage and filter 
inductance in its output circuit but unlike the inver­
ter above, it is included inside the voltage feedback 
control loop. However, it w i l l  affect the rate of 
change of inverter current when connected to the node. 
The filter inductor has a 50Hz reactance of 25 Ohms. 
This restricts the inverter short circuit current to 
approximately 9.5 A, if connected to the 240v mains 
without current limit, since the inverter then becomes 
a low impedance.
This feature of the slitwidth inverter however is not 
essential to its SVC operation, as reactive current 
control is effected by active sinusoidal modulation of 
the inverter current control reference. This princi­
ple is invoked by modifying the inverter voltage ref­
erence (in phase and magnitude) with respect to the 
mains, thus changing the effective inverter terminal 
voltage. The effective inverter terminal voltage is 
the voltage that would be provided at the output for a 
given v o ltage reference signal, if the inverter was 
not connected to the low impedance a.c. line.
If the inverter is operated with its voltage reference 
in phase with the mains, and shunt connected with the 
load and mains, then theoretically if:-
 ̂ ^MAINS ” ^INVERTER
No current flow wil l  occur into or out of the
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inverter terminals.
 ̂ ^MAINS  ̂ ^INVERTER
The inverter w i l l  attempt to source the load and
the mains, but will immediately transfer into the
current limit regime since the mains impedance is
low (Z^ << requiring very high current to
raise the line voltage.
^MAINS  ̂ ^INVERTER
The inverter wi l l  appear as a mains load, but 
again will current limit as the mains sources the 
current required to raise the inverter terminal 
voltage.
It is the voltage difference set up between
the mains voltage and effective inverter terminal 
voltage which drives the inverter into current limit, 
where
^DIFf/^1 ^MAINS 1^2 ” ^INV /®3
Hence by operating the inverter with a sinusoidal 
current limit reference which is a function of the 
difference voltage, V^^pp' the inverter can import or 
export purely real power under this strategy, when the 
mains and inverter reference are in phase, (0 ^ = 0 ^).
7.3 Principle of Reactive Power Compensation
Further to this in-phase operating strategy, if the 
inverter voltage reference (and hence effective term­
inal voltage) lags the mains, then the difference 
v o l t a g e  leads the mains, and vice-versa. It is this 
simple principle that is utilised to cause the slit­
width inverter to become a supplier of VAr's to com­
pensate both a leading or lagging load in figure 7.1.
Figure 7.2 shows compensation of a leading load. By
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operating the inverter with its voltage reference 
leading the mains, the inverter becomes a supplier of 
leading VAr's. The figure shows compensation with
IViNVERTERl ' magnitude of the result-
ing in-phase mains current is greater than The
difference represents real power flow (i.e. the cur­
rent at line voltage) into the inverter.
Similarly, Figure 7.3 shows lagging load compensation
with IV,HVERTERl ' MAINS ' inverter voltage
reference lagging the mains. It can be seen that, as
'^INV' increases, the inverter current phase 0^ in­
creases towards 90^. Assuming the magnitude of I^^y 
is decreased as its phase 0^ is increased, the mains 
current magnitude, at unity power factor, reduces
through the point where I Ilqad ' ^ '^MAINS' 0 3  =
90° - 0.50^), to the v alue where 0^ = 90°. At this 
point the inverter is supplying purely reactive power 
to the load whilst not absorbing real power from the 
mains.
Consequently, as the inverter voltage increases, for a 
given phase, 0^ tends to 90°, the real power absorp­
tion (proportional to current Ip) decreases and the 
inverter has to supply more of its loss requirement 
from its own resources, namely its d.c. source. This 
is possible with lead-acid accumulators acting as the 
d.c. source, and has proved to be feasible with the 
accumulators replaced by a capacitor bank, although 
careful control is required to limit the DC Link 
voltage swing, with the latter.
It has been q u a l i t a t i v e l y  demonstrated that two 
regimes exist in which to perform reactive power 
compensation, as follows:-
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(a) changing the effective inverter voltage amplitude 
with respect to the mains voltage amplitude;
(b) changing the effective inverter voltage phase with 
respect to the mains voltage phase.
Figure 7.4a demonstrates the first regime with fixed 
inverter voltage phase. Figure 7.4b shows the second 
with fixed inverter voltage amplitude.
Providing the inverter current lies in quadrants
and it will have a real, antiphase component
w.r.t. the mains voltage. Hence the inverter will, on
a per cycle basis, be a sink for more than 50% of the
cycle. This is defined in figure 7.4 as a "sink-mode"
value of >50%, i.e. the inverter absorbs real power.
If Vpjpp is caused to mov e  into quadrants 0^ ®r , by
increasing then I^^^ will move into quadrant
or respectively, resulting in a sink-mode v alue
less than 50%, i.e. the real component of inverter
current in phase with^ MAINS
With V_„„ ^ the sink-mode value <T is greaterINV MAINS
than, or equal to 50%; the inverter cannot source real 
power. This is shown in the simulation w a v e forms of 
Figure 7.5 and Figure 7.6. The square - wave func­
tion, tf , is negative whilst the inverter is sinking 
real power. The details are shown in Table 7.1.
Table 7.1
Fig ^MAINS
1 \7 1' INV ' / ̂ INV cT
7.5a 240 240 - 2 0 ° 55.6%
7.5b 240 240 -45° 63.9%
7.5c 240 240 -60° 66.7%
7.5d 240 240 -75° 72.2%
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7. 6 a 240 2 1 0 -15° 69.4%
7.6b 240 2 1 0 -60° 72.2%
7. 6 c 240 270 -15° 41.7%
7.6d 240 270 -60° 63.9%
In the first compensation regime, with fixed inverter 
voltage phase, increasing the voltage reference magni­
tude has the effect of decreasing the in-phase compo­
nent compensation current hence reducing the sink-mode 
value and DC Link voltage. The quadrature compensat­
ing component of the current is increased, hence the 
compensation effect increases.
In the second regime, with fixed inverter voltage 
amplitude, increasing the vo l t a g e  reference phase 
shift has the effect of increasing the real power 
absorbed by the inverter, and hence the DC Link volt­
age. The quadrature compensating current component is 
also increased.
7.4 SVC Operating Strategy
It is necessary that the DC Link v o l tage of the i n v e r ­
ter be maintained within certain maximum and minimum 
limits. By mutual operation of the two regimes d e s ­
cribed, it is possible to produce the required compen­
sation for a given load, w h i l s t  keeping the DC Link 
v o ltage within the safe limits. This results in the 
following compensation strategy.
The inverter reference is initialised so that its 
effective terminal voltage is equal to the mains volt­
age, in both magnitude and phase. To compensate a 
leading power factor the reference is phase advanced 
until either maximum compensation is achieved or the 
DC Link voltage exceeds its defined, safe value. The
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inverter reference magnitude is then increased to 
reduce the link voltage and further increase compensa­
tion. If the DC Link voltage drops below its defined 
minimum value, and mains unity power factor has not 
been achieved, the reference is further phase advanced 
until compensation is maximised.
To compensate a lagging power factor, the strategy is 
the same as for leading p.f. with the exception that 
the inverter voltage reference is phase retarded 
w.r.t. the mains voltage.
7.5 Slitwidth Inverter SVC System Requirements
The system described in this chapter is a minimum 
system required to perform SVC. It enables manual 
compensation to be achieved by visual discrimination 
alone. A more enhanced system would measure mains and 
load power factor and operate a closed-loop compensa­
tion control strategy.
This SVC uses the micro-computer in an open-loop man­
ner, to a l l o w  manual compensation by keyboard data 
entry, with screen displays for various system status 
and monitoring functions. The micro-computer also 
performs a system health monitoring function with 
error handling and recovery routines.
The SVC uses the inverter described in Chapter 4 with 
some reference and control circuit alterations. Add­
itional hardware, in conjunction with the control and 
monitoring software, is required to obtain a practical 
operating solution from the principles described 
already.
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7.5.1 The Power Circuit
The power circuit, shown in figure 7.7, is an enhance­
ment of the inverter circuit. An addition on the 
inverter d.c. side is a DC Link over-voltage limiter. 
This is especially necessary if the DC Link source 
consists of a capacitor bank, since the Link v o l t a g e  
can then fluctuate rapidly. Hence, from a bridge 
safety point of view, it is necessary to pr o v i d e  an 
active link - voltage limit.
On the a.c. power side, the relays function as isola­
tors. The mains relay is not requisite for SVC opera­
tion, but is used to test the I n v e r t e r - S V C  in a no­
break power supply mode. Current shunts are
connected to miniature isolating transformers, ensur­
ing safe oscilloscope display of the 3 current wave­
forms at the compensating node.
7.5.2 Functional Requirements for Control and Monitoring
The following functions are necessary to operate the 












SVC control data interface 
SVC status data interface 
Base drive inhibit control 
Modulated current limit generation 
Mains - inverter synchronisation PLL.
Programmable inverter voltage reference 
DC Link monitoring using ADC techniques 




The SVC control and monitoring hardware block diagram 
is shown in figure 7.8.
7.6.1 Microcomputer Interface
In order to interface the SVC hardware to the m i c r o ­
computer, the interface circuit, shown in figure 7.9, 
is used. This connects to the computer l/o strobe 
line drivers and data bus transceivers (fig 6.7). The 
active - low read and write strobes allow the computer 
to write data to the hardware output latches by writ­
ing to the specific memory location, and conversely to 
read data from the input latches by reading the memory 
location. The decoding logic is designed so that 
strobes - Rg are addressed at memory CFFS^ - CFFF^, 
and - Wg at CFF9^ - CFFF^.
7.6.2 SVC Control Output Latch
This latch (fig 7.10) performs the control signal 
interface to the SVC hardware. The following signals 
are written at strobe Wg.
Data bit 0 - Modulated current limit enable (MCLENB) 
Data bit 1 - Over-voltage limiter enable (OVL)
Data bit 2 - Close inverter relay enable (SCRY)
Data bit 3 - Inverter enable (lENB)
Data bit 4 - ADC auto-start conversion enable (ASCENB)
7.6.3 SVC Status Input Latch
This latch (fig 7.11), performs the SVC status signal 
interface to the micro-computer. The status signals 
read at strobe R^ do not interrupt the processor. 
Status signals that require a specific interrupt ser­
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vice routine are input to the PIO which is configur­
able for interrupt recognition, (see section 6 .1 0 .1 ).
The status latch is of the transparent type, allowing 
input signals to transfer directly to the outputs, if 
the enable line is logic TRUE. When the enable line 
goes FALSE, the input signals are latched up so that 
the signals at the output are the input signals at the 
instant of the ENABLE signal translation.
During normal SVC operation, the inverter is function­
ing correctly, (IW = 0). The micro-computer can read 
the SVC status at any instant by issuing a R^ read 
strobe. This causes the latch output to enable the 
output data onto the processor data bus. However, if 
the inverter fails, (signified by IW = 1), the inputs 
to the latch, representing the failure status, must be 
latched until the computer reads the data, irrespec­
tive of whether the inverter resumes normal operation 
before or after the data is read. Once the read has 
completed, the latch must resume transparency.
The latch-until-read circuit utilises two D-type flip 
flops. The inverter working signal (IW) rising edge 
transistion resets the latch enable signal, latching 
the output data. Then irrespective of the change of 
state of IW, a rising edge on Read strobe R^ (signi­
fying read completion) resets the enable, to restore 
transparency.
The following status signals are read at strobe R ^ :
Data bit 0 - Mains-reference phase locked (PENB) 
Data bit 1 - DC current limit (ILIMIT)
7.6.4 Inverter Base Drive Inhibit Control
This circuit is shown in Figure 7.12. If either the
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d.c. current limit signal ILIMIT (representing the 
maximum bridge current) goes TRUE, or the a c t i v e - l o w
"Mains - inverter reference in-phase" signal, PENB, 
goes FALSE, the inverter bridge must be inhibited and 
an interrupt generated to the micro-computer. Either 
of these conditions cause the a c t i v e - l o w  inverter- 
working signal (IW), to generate a processor interrupt 
via PIO port A.
The modulated current limit signal MCL acts to inhibit 
the bridge at the lower sinusoidal current limit level 
during normal SVC operation, so does not cause an
interrupt. The signal lENB a l l o w s  o v e r a l l  bridge 
control from the micro-computer.
7.6.5 Modulated Current limit Generation
The modulated current limit reference (IREF), is de­
rived form the mains-inverter difference voltage 
(equation 7.2). The circuit is shown in figure 7.13. 
IREF, proportional to the difference voltage, is ob­
tained from the difference of the compensated inverter
reference signal (VREF ) c.f fig 4.14, and the  ̂ comp ^
output signal from the mains isolator (fig 4.7a).
The rectified inverter bridge current signal is com­
pared with the rectified current limit reference sig­
nal to generate the active-high digital current limit 
signal, SINLIM. Variable p o s i t i v e  feedback on the 
comparitor, sets a hysteresis band for the bridge 
current about the reference current. This allows the 
bridge switching frequency to be optimised for harmo­
nic distortion and switching loss during current limit 
operation.
The control signal, MCLENB, is logically AND'ed with
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the modulated current limit signal SINLIM, thus enabl­
ing the MCL signal to the inverter base drive inhibit 
control circuit, under processor control.
7.6.6 Mains - Inverter Reference Synchronisation
This is achieved using existing inverter circuitry, 
namely the mains voltage isolator, fig 4.7a, and 
Phase- locked loop circuit, fig 4.8. The mains fre­
quency p r e s e t - p u 1 se generator comprises the low and 
high nibble address counters from the stand - alone 
inverter system, fig 4.10. The PRESET signal, which 
is a mains - synchronised active-high sync, pulse, 
generated once per mains cycle, is the inverted high- 
nibble counter RC-OUT signal.
7.6.7 Programmable Inverter Voltage Reference
The inverter voltage reference for SVC requires both 
programmable attenuation and phase shift.
7.6 .7.1 Firmware Reference with Programmable Phase Shift
The firmware voltage reference is generated in a simi­
lar manner to the stand-alone inverter, (section 4.4.3 
and fig 4.10). However the EPROM address counters are 
configured differently and the sinewave data extended. 
A digitised sinewave of just less than 1.5 periods is 
addressable. The extended digital sinewave firmware 
for the phase shift reference is detailed in Appendix 
10.8 .
The EPROM address counter output is preset to the 
input v alue when the PRESET signal (see 7.6.6) is 
applied to the LOAD input. The preset input counter 
value is set under micro-computer control via the data 
bus latch, addressed by the write strobe W^. The
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programmable phase shift reference circuit is shown in 
figure 7.14.
The input counter data is loaded once per mains cycle. 
The preset counter value, which is the start-of-cycle 
EPROM address, may be altered to phase shift the 
inverter voltage reference w.r.t. the mains voltage. 
Each cycle, when the preset sync, pulse is generated, 
a different start cycle word can be loaded.
Hence to demand a 76° lagging inverter voltage the 
start-cycle address word 0 0 ^ is written to the coun­
ters, and for a 76° leading inverter voltage, the 
address word is 40̂ ,. A start-cycle address word 26^, 
sets the inverter reference voltage in phase with the 
mains voltage.
In order to obtain a continuous sinewave reference, 
SINREF, the start-cycle address word must be within 
the range 0 0 ^ < start-cycle address < 40^.
7.6.7.2 Programmable Voltage Reference Attenuator
This circuit (fig 7.15) uses two digital to analogue 
converters in a bipolar analogue two-quadrant multi­
plier c o n f i g u r a t i o n . T h e  output polarity is con­
trolled by the analogue reference input and is a 
product of this reference and the digital input word.
The analogue input is SINREF, the programmable phase 
shift voltage reference. The digital attenuation word 
is set under micro-computer control via the data bus 
latch addressed by the write strobe W^. The DAC 
reference in fig 7.14 is set by preset VRl so that the 
inverter reference voltage VREF has a magnitude of 2 
volts peak-peak when the digital attenuator word is 
80g. This reference value represents an effective
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output voltage of 240 volts. A table of attenuator - 
effective output values is shown in Appendix 10.8.
7.6.8 DC Link Voltage Monitoring and Control
DC Link voltage is monitored by an analogue to digital 
converter, and the control function performed in the 
SVC software. The circuit, shown in figure 7.16, 
comprises three functions:
7.6.8.1 The Link Voltage Monitor
This circuit consists of a passive attenuator followed 
by a non-inverting low-pass filter, to eliminate both 
fundamental and switching frequency components, which 
are superimposed on the DC Link. The low pass filter 
is designed with a break frequency of 1.6Hz, resulting 
in a gain of 0.067 and phase shift of - 8 8 ° at 50Hz.
The d.c. gain of the entire circuit is such that the 
signal voltage V^^^, from the inverting buffer is 
approximately one fifteenth of the actual DC Link 
voltage.
7.6.8.2 ADC Circuit
The ADC is an 8 -bit successive approximation converter 
with tri-state output buffers allowing direct connec­
tion to the micro-computer data bus.
On receipt of the start conversion signal the conver­
ter commences digitisation of the input signal. The 
DC Link voltage signal is input to the ADC via the 
gain - offset preset resistors. The ADC is calibrated 
so that an input signal, in the range 0 - 1 0  volts  
(representing an actual DC Link range of 0 - 150 
volts) is represented by ADC digital output values
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0 „ - FF-, i.e. the full scale range.
When conversion is complete the EOC signal causes the 
monostable (Ml) to generate an end-of-conversion  
pulse. This signal line is connected to the m i c r o ­
computer PIO port A, which is enabled for processor 
interrupts.
The ADC clock is derived from the inverter switching- 
protection decoding logic, address latch clock (fig 
4.11). This gives an average conversion time of llus. 
Due to the complex timing restraints imposed on the
1-3 0START CONVERSION signal by the ADC , the start con­
version circuit uses the two D-type flip flops (Dl, 
D2 ) to ensure that the first negative going edge of 
the clock pulse, after the start conversion pulse, 
does not occur until at least l.Sjas after the negative 
edge of the start conversion pulse. It als o  ensures 
that the positive edge of the start conversion pulse 
does not occur within 2 0 0 ms of an active clock edge.
At end of conversion, the digitised data can be read 
by the micro-computer being addressed at read strobe
^3-
7.6.8.3 ADC Auto - Start Conversion Circuit
This circuit allows the ADC to start conversion either 
under direct micro-computer control, by writing to the 
mapped l/o at write strobe W^, or automatically, using 
the Auto start conversion pulse, ASC. The start con­
version method is selected by the Auto-start conver­
sion enable signal (ASCENB), from the control signal 
latch, again under micro-computer control.
The ASC signal is derived from the phase locked loop 
VCO signal. It has a repitition frequency of approxi­
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m a t e l y  140Hz, giving an ASC pulse of 2^s every 7ms.
7.6.9 DC Link Protection
DC Link protection takes the form of the over-voltage 
limiter shown in figure 7.17. This is a fairly ex­
treme method of reducing the DC Link voltage. H o w ­
ever, in normal operating conditions, it would not be 
required. The OVL transistor ( see power circuit fig
7.7) is operated via its base drive circuit, from the 
micro-computer control register.
7.6.10 Inverter Relay Control
The Inverter - SVC power circuit isolator relay, (fig
7.7) is operated by the relay drive circuit shown in 
figure 7.18. Like the OVL transistor, the relay drive 
is operated via the micro-computer control register.
DC Link voltage monitoring using the ADC, is designed 
so that the Link voltage is read under software con­
trol, but only after the main processor routine has 
been interrupted by the ADCEOC signal. However during 
certain SVC software control routines (eg. keyboard 
monitor), all processor interrupts are disabled. Hence 
a condition could arise where a DC Link o v e r v o l t a g e  
occurs, unknown to the processor. An open relay over­
ride circuit is implemented in hardware which opens 
the inverter relay if the DC Link voltage exceeds 135 
volts, irrespective of the state of the processor 
control output.
This circuit is shown in figure 7.18. The DC Link 
voltage signal is obtained from the Link voltage moni­
tor, (fig 7.16). The signal input voltage level is 
set by VRl so that its output, the signal HCRY, is 
reset to logic FALSE if V^^^ becomes greater than 135
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volts. Under normal operating conditions, the hard­
ware relay signal (HCRY) will be logic TRUE, enabling 
the relay to be opened or closed purely by the micro­
computer signal, SCRY.
The hardware overide signal is connected to the SET 
input of a bistable latch. Hence when HCRY is reset 
to logic FALSE, the relay is opened, and remains open 
irrespective of HCRY, until closed again by first 
resetting SCRY, and then setting it to logic TRUE 
again. This assumes that HCRY has returned to its 
previous logic TRUE value, by virtue of reduced DC 
Link voltage.
The status signal ORORD informs the processor if the 
relay has been opened by the hardware overide circuit. 
This is input to PIO Port A, and is p o l l e d  when p r o ­
cessor interrupts are re-enabled.
7.7 SVC Application Software
The S V C  software, d e t a i l e d  to f l o w c h a r t  l e v e l ,  
performs the Man-Machine Interface to the SVC with 
Health Monitoring and Control Functions, as outlined 
in section 7.5.
7.7.1 Detailed Design Specification
The application is segmented into two s c h e d u 1 able, 
non-concurrent tasks. The Man-Machine Interface task 
(MMI) is scheduled as a "Round-Robin" task by an 
operator, via the micro-control 1er keyboard. It per­
forms hardware initialisation, then allows the opera­
tor to select the VAr compensation requirement by 
keyboard data entry. Data values are displayed visu­
ally to confirm the selected compensation.
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The second task is a high priority Health Monitoring 
and Control task (HMAC), which is "environment" sched­
uled. Certain changes of SVC system signals cause the 
MMI task to be interrupted and suspended. The HMAC 
task is then scheduled to run to completion, whence 
the MMI task is rescheduled from its point of suspen­
sion .
The Health Monitoring and Control task processes the 
system signals which have interrupt scheduling capa­
bility, namely Inverter Working (IW), Open Relay Over­
ride (ORORD) and the ADC End of Conversion signal 
(ADCEOC). It takes appropriate action on detrimental 
states, so as to protect the inverter hardware. The 
DC Link voltage is maintained by controlling the var­
ious hardware units described previously. The state 
of the control register and the ADC value are dis­
played on the SVC controller screen.
7.7.2 i /o  Map
(i) The m e m o r y  m a p p e d  data o u t p u t  r e g i s t e r s  are 
located at:
CFF9g - Control Register
CFFAg - Voltage Reference Attenuation
CFFC„ - ADC Start Conversion
CFFDg - Voltage Reference Phase Shift
(ii) The m e m o r y  m a p p e d  data i nput r e g i s t e r s  are 
located at:
CFFSg - SVC Status Register
CFFAg - ADC Data
7.7.3 PIO-A Bit Map
Bit 0 - Inverter Working (IW)
Bit 2 - Open Relay Hardware Overide (ORORD)
Bit 3 - ADC End of Conversion (ADCEOC)
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A rising edge at the input to this PIO port causes a 
processor interrupt to be generated.
7.7.4 Man-Machine Interface_________ Task Specification
The task outline flowchart is shown in figure 7.19. 
An in a symbol indicates that the processing is
expanded in a lower level flowchart. The numeric 
coding label above the right hand corner of a symbol 
indicates the lower flowchart reference. A mnemonic 
label in a symbol indicates that the processing is 
handled by the routine with that label.
7.7.4.1 MMSET - Initialise Memory Manager Routine
This routine initialises memory pages 0 to 8  and as 
native to the control processor. Memory write protec­
tion is not enabled and no wait-states are added for 
any memory reference, (read or write).
Page is used for mapped l/O operations. It is
initialised as "target" memory, external to the pro­
cessor. Memory write protection is not enabled and 
one wait-state is inserted for any memory reference. 
This is necessary because of the relatively long ac­
cess time on the ADC data output buffer (500ps max.).
7.7.4.2 INIT - SVC Initialisation Routine
This routine initialises the SVC hardware via the 
control and data output rgisters. The inverter refer­
ence is initialised so that the inverter effective  
voltage has an rms amplitude of 240 volts at 0° phase 
shift w.r.t. the mains voltage. The PIO ports A and 
B, are configured to operate in the bit-control mode, 
w i t h  bg - bg of Port A and bg - bg of Por t  B as 
inputs, although Port B is unused in this application.
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Hence PIO Port B interrupt capability is disabled.
The address word of the interrupt routine start ad­
dress table, which holds the address of the Health  
Monitoring and Control routine, is written, high byte 
to the processor interrupt register, and low byte to 
the PIOA interrupt vector.
The ADC Data Display, representing the DC Link v o l t ­
age, is updated approximately every 2 seconds. The
Display Data Counter is initialsed to ensure the dis­
play is updated the first time HMAC is scheduled.
7.7.4.3 STINV - Start Inverter Routine
This routine performs an ordered start-up of the In- 
verter-SVC. The inverter isolator relay is closed, 
and the inverter bridge and modulated current limit 
regime enabled. PIOA is p o l l e d  to check that the 
inverter is fully functional, i.e. mains phase locked, 
not operating in d.c. current limit, (IW), and invert­
er isolator relay is closed (ORORD).
Providing status is satisfactory, the PIOA interrupt 
mask is set to generate a processor interrupt on a 
rising edge of bit 0 - ÏW or bit 2 - ORORD or bit 3 - 
ADCEOC. The ADC Auto-Start C o nversion circuit is 
enabled. The system routine ROUT is c a l l e d  to clear 
the display screen and the routine REDIS c a l l e d  to 
display the current values of the output registers. 
The processor interrupt line is enabled to accept PIOA 
interrupts.
7.7.4.4 SKBD - Scan Keyboard Routine
This routine calls the system routine INLIN to get an 
input line from the micro-computer keyboard. When
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keyboard data entry is performed, processor interrupt 
capability is disabled, so that the display routine 
can operate correctly. The system routine RLIN is 
c a l l e d  to examine the input line and convert the 
val u e s  from ascii to binary. If an invalid v a l u e  is 
found, or there are not two entered values (the output 
register address and the new data value), the routine 
ERRM is called to display an error message.
If input data is valid the respective output register 
is updated. The routine CORWK is c a l l e d  to save the 
data in the correct workspace location. The system 
routine ROUT is called to clear the display screen and 
routine REDIS, to display the output registers. Fin­
ally processor interrupt is enabled.
Providing the inverter has not been inhibited by the 
operator, the task loops on the scan keyboard routine 
SKBD.
7.7.4.5 CWORK - Correct Workspace Routine
This routine writes output register data, entered at 
the keyboard, into the correct workspace location. 
The routine is entered with data in the A register and 
the output register memory location in the HL register 
p ai r .
7.7.4 . 6 ERRM - Error Message Routine
This routine calls the system routine PRS to display 
the message "INPUT ERROR" on the screen.
7.7.5 Health Monitoring and Control - Task Specification
The task flowchart is shown in figure 7.20.
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7.7.5.1 IRADI - PIO Port A Status Routine
The processor working register set is exchanged so as 
to save the MMI task status. PIO Port A is polled to 
obtain the data word representing the 3 input signals.
If the inverter has failed, the IFAIL routine is 
called. If the hardware r elay overide circuit has 
opened the inverter isolator relay, the OVOL routine 
is called. On completion of both IFAIL and OVOL, 
control is returned to the operating system. This is 
represented by an unstructured termination in the 
flowchart. The operator must take steps to correct 
the cause of these two interrupts.
7.7.5.2 ADCVAL - DC Link Voltage Maintenance Routine
This routine reads the ADC data register to obtain the 
DC Link voltage. Subsequently, it branches on the 
value in order to maintain the voltage limits.
If the DC Link voltage is greater than, or equal to 
130 volts, the open relay routine is called. If V^^^ 
is less than 130 volts, but greater than, or equal to 
1 2 0  volts, the enable over v o l t a g e  limiter routine 
ENOVL is called. If V_^^ is less than 113 volts, the 
Disable over voltage limiter routine is called. For 
DC Link voltage values in the range 113v ^ ^pcL  ̂ 120v 
no alternative action is taken.
These voltage reference values are specifically for 
operating the inverter with a 48 cell lead-acid 
accumulator connected to the DC Link. Hence 120 volts 
represents 2.5 volts per cell, and 113 v represents 
2.35 volts per cell.
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7.7.5.3 DDPLY - Decrement ADC Display Counter
The counter is decremented each time the task is 
scheduled, having been initialised to 1 at SVC start­
up, and subsequently re-initialised to FO^ after ADC 
data display. If equal to zero, the display routines 
are called.
7.7.5.4 DDAT - Display Data Routine
This routine calls the routine REDIS to d i s p l a y  the 
output registers. The display screen position is set 
up and the system routine B2HEX is c a l l e d  to write the 
ADC data, representing the DC Link voltage, to the 
screen , as two Hexadecimal characters. The ADC dis­
play counter is set to FO .
7.7.5.5 EOD - Restore Processor Registers
The processor working registers are exchanged thus 
restoring the MMI task status prior to suspension by 
the interrupt. The processor executes the return from 
interrupt instruction to resume MMI.
7.7.5 . 6 IFAIL - Inverter Failed Routine
This routine is called after a processor interrupt has 
been generated via the Inverter Working (IW) PIO A 
input line. This signal causes an interrupt if either
of the two SVC status signals (PENB and ILIMIT) in­
dicate an inverter malfunction (see 7.6.4).
The inverter bridge is inhibited, and the isolator 
relay opened. The routine REDIS is called to display 
the output registers. The SVC status register is then 
interrogated to ascertain the cause of the interrupt. 
If Bit 1, the DC current limit bit, is set, the inver-
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ter current limit is active. The system routine PRS 
is c a l l e d  to display the message "CURRENT LIMIT 
ACTIVE" on the screen.
If bit 0, the in- lock enable signal from the PLL, is 
set, the inverter reference is not phase locked to the 
mains voltage. The system routine PRS is c a l l e d  to 
display the message "MAINS-INVERTER NOT PHASE LOCKED".
The system routine MRET is called to return control 
to the operating system, with the Inverter-SVC safely 
closed down and disconnected from the mains.
7.7.5.7 OVOL - Open Inverter Relay Overide
This routine is called after a processor interrupt has 
been generated by the Open Relay Overide PIO A input 
line. This occurs if the hardware overide circuit has 
opened the isolator relay due to excessive DC Link 
voltage ( ^ 130 volts).
The inverter bridge is disabled. The routine REDIS is 
called to display the output registers, followed by a 
call to the system routine PRS, to display the message 
"INVERTER RELAY OPEN". The system routine MRET is 
called to return control to the operating system.
7.7.5 . 8 ORLY - Open Relay Routine
This routine is cal l e d  by the Process ADC Data rout­
ine. It resets the Close Relay bit in the control 
register, thus opening the inverter isolator relay.
7.7.5.9 ENOVL - Enable Over-Voltage Limiter
This routine is call e d  by the Process ADC Data rou­
tine. It sets the o v e r - v o l t a g e  limiter bit in the 
control register, thus enabling the limiter.
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7.7.5.10 DOVL - Disable Over-Voltage Limiter
This routine is called by the Process ADC Data rou­
tine. It resets the OVL bit in the control register, 
disabling the overvoltage limiter.
7.7.6 General Purpose Routines
The General Purpose routines are shared by both tasks.
7.7.6.1 REDIS - Output Register Display Routine
This routine, flow charted in figure 7.21, displays 
the current value of the three SVC output registers, 
each as a four hex-character string, in a preset 
position on the screen display. The screen cursor 
possition is set prior to c a l l i n g  the system routine 
B2HEX. This performs a binary to Hex-ascii transfor­
mation on the register data set, and displays it on 
the screen.
The cursor is set and B2HEX c a l l e d  on 3 consecutive  
occasions, for the control register, the voltage ref­
erence attenuation register and the voltage reference 
phase shift register.
7.7.7 System Routines
133The following system routines are called in the SVC 
segment.
7.7.7.1 PRS
This routine displays the string of characters follow­
ing this code, until a 0 is encountered. Execution 
continues from the subsequent instruction. The A 
register is set to 0 .
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7.7.7.2 ROUT
This routine outputs the character in the m i c r o ­
processor A register, to the screen display.
7.7.7.3 MRET
This routine is used to end a program, providing a 
controlled return to the operating system.
7.7.7.4 INLIN
This routine obtains an input line from the keyboard. 
It provides a blinking cursor and waits for a depres­
sion of the "Enter" key. The DE register pair is set 
to the address of the start of the line where the 
cursor was when the line was entered. The A register 
is modified.
7.7.7.5 RLIN
This routine examines an input line and converts up to 
ten hexadecimal values, separated by spaces, from 
ascii to binary. The DE register pair must be set to 
point to the start of the line. This is achieved in 
the INLIN routine. If an i n v a l i d  value is found, or 
if there are more than ten values, the carry flag is 
set.
ARGN is set to the number of values found. ARGl to 
ARGIO are set to the values. The MMI task Scan K e y ­
board routine only uses ARGl and ARG2 to get two 
values.
7.7.7 . 6  B2HEX
This routine outputs the v a l u e  in the A register, to 
the di s p l a y  screen, in ascii format. The A register 
is consequently modified.
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7 . 8  Open - Loop SVC Trials
The Inverter-SVC is operated using the hardware and 
software described in this chapter, and in the open- 
loop, operator - controlled mode. The Inverter-SVC 
operation is investigated in two separate trials. 
Firstly with the DC Link connected to a 48 cell lead 
acid accumulator, and secondly, with minor software 
modifications, connected to a 13.2mF capacitor bank.
This operative mode requires the operator to select 
the compensation values, by visual inspection of the 
compensating node current waveforms, displayed on a 
multi-beam oscilloscope.
7.8.1 Trail 1 - DC Link ; 48 Cell Accumulator
The accumulators are connected to the DC Link whi l s t  
the inverter is inhibited and the inverter isolator 
relay is open. Hence the mains is supplying the load, 
set at either 0.4 p.f. leading or lagging, for the 
trial.
The SVC Man Machine Interface task (MMI) is executed 
from the keyboard. This enables the inverter bridge 
and modulated current limit regime, and closes the 
inverter isolator relay.
The inverter reference phase shift is adjusted to give 
adequate visual VAr compensation. For a lagging 
load, the phase shift is adjusted negatively (causing 
inverter phase lag), so that the phase shift register 
value lies within the range 26^ --> 0 ^, where 0 ^
selects the maximum allowable inverter reference v o l ­
tage phase lag. For a leading load, the phase shift 
is modified so that the register lies within the range
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26 — > 4C„, the latter selecting the maximum inverter
phase lead. Increasing the inverter phase shift 
causes the mains current amplitude to increase and the 
inverter to act as a sink of real power.
The inverter reference voltage attenuator is then 
modified to further reduce the real power supplied by 
the DC Link to the load. By control of the attenuator 
register, a power flow equilibrium may be established, 
where the inverter appears neither to sink or source 
real power bn a per-cycle basis. In this instance the 
mains supplies both the load real power requirememt 
and the inverter real power losses, and the inverter 
supplies the load reactive power requirement. If the 
inverter voltage reference is attenuated still fur­
ther, excess real power is transferred to the i n v e r ­
ter, which charges the lead acid accumulator. This 
feature is discussed with the application of the in­
verter to UPS (uninterruptible power supply) systems, 
in Chapter 8 .
7.8.2 Results - Trial 1
Figures 22 and 24 show o s c i l l o g r a p h s  of 0.4 p.f. 
leading and lagging loads respectively, connected at 
the Inverter-SVC compensation node, but uncompensated 
by the SVC. Figures 23 and 25 show the same two loads 
with operator selected SVC compensation, operating to 
increase the mains power factor towards unity. For 
the purposes of this trial, compensation to unity 
power factor is defined to be achieved when the mains 
current and voltage zero crossing points are co­
incident.
The SVC variables and power circuit values are shown 
for these oscillographs, in Table 7.2.
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Table 7.2 Trial 1 Results
Figure 7.22 7.23 7.24 7.25
V^gp attenuator 60h
Effective inverter 
voltage 180v 180v 180v 180v
^REF 2 ^H 13h
Inverter reference 
phase shift 0 ° +38° 0 ° -38°
ADC value b ^h B?H C^H
^DCLink 107v 108v 108v 114v
^DCLink 1 .2 A 1 .8 A 1.2 A 2.3A
1 T 1
' MAIN S' 2.55A 2. 2A 2.35A 2.4A
Notes
Fig 7.22 - 0.4 p.f. 
Fig 7.23 - 0.4 p.f. 
Fig 7.24 - 0.4 p.f. 













* Positive DC Link current 
This net real power flow
defines
charges
inverter as a sin 
the accumulators.
= 2 Amperes
''l i n e  = 240 volts
The uncompensated 0 .4 p.f. lagging load (fig 7 .24) ;
partially compensated by the 5^F inverter filter capa­
citor, which is shunt connected with the load. Hence 
the mains current leads the load current by an amount 
contributed by the filter capacitor, which at 50Hz is 
0.38 I+90° Amperes. Conversely the phase contribution 
of this capacitor has a detrimental effect on the 0.4 
p.f. leading load.
The results are shown for an effective inverter vol­
tage of 180v causing the Inverter-SVC to function as a 
real power sink. This is signified by the DC Link 
accumulator charging current (positive) and a DC Link 
voltage well above that of the nominal 96v for 48 lead 
acid cells.
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Comparing the uncompensated loads, the modulus of the 
mains current is higher for the leading load because 
of the compensation requirement of the inverter filter 
capacitor. For the same reason, although identical 
phase compensation and attenuator values (180v; +/- 
38°) are selected, the DC Link vo l t a g e  and sink cur­
rent are lower for the leading load since the compen­
sation requirement is higher.
7.8.3 Software Modifications for S V C  - Operating with 
Capacitive DC Link
In order to operate the Inverter-SVC with the DC Link 
connected to a capacitor bank, it is only necessary to 
modify one section of the He a l t h  Monitoring and Con­
trol task.
The capacitor bank functions like a lead-acid accumu­
lator, but with much reduced power storage capacity. 
Consequently, charging and discharging currents can 
cause the DC Link voltage to vary rapidly in compari­
son with the accumulator. Theoretically a net flow of 
current into the capacitor bank, from the inverter, 
will cause the DC Link voltage to rise indefinitely, 
causing destruction of both bridge devices and the 
capacitors themselves.
In order to protect against such occurrences, the DC 
Link voltage maintenance routine, ADCVAL, described in 
section 7.7.5.2, is modified to reduce the vo l t a g e  at 
which the over-voltage limiter operates. For capaci­
tor bank operation, the over-voltage limiter is enab­
led when the Link voltage reaches 105 volts, and 
disabled when it is reduced to 90 volts.
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7.8.4 Trial 2 - DC Link ; 13.2mF Capacitor Bank
The procedure is similar to Trial 1 with the following 
exceptions
Prior to SVC operation, the DC Link capacitor bank 
must be charged to a voltage at least equal to the 
f u l l - w a v e  rectified, inverter output transformer 
primary voltage, with the secondary connected to the 
mains. This ensures that no bridge current transient 
occurs when the SVC is switched on line, since the 
effective bridge over-current would set the inverter 
current limit signal, causing the SVC micro-computer 
to invoke the IFAIL routine. The inverter bridge 
current was found experimentally to peak at approxi­
mately 60A, when the inhibited inverter was switched 
onto the mains, with a fully discharged Link capacitor 
bank.
The method of selecting the compensation requirement 
requires higher values of effective inverter voltage, 
to maintain the DC Link v o l t a g e  within the above 
limits.
7.8.5 Results - Trail 2
Figures 26 and 27 show oscillographs of the Inverter- 
SVC performing mains compensation of 0.4 p.f. leading 
and lagging loads respectively. T able 7.3 gives 
values.
In view of the discussion in section 7.8.2, regarding 
the contribution of the inverter filter capacitor to 
lagging load compensation, it is i n e v i t a b l e  that a 
larger phase lead compensation v a l u e  is required to 
compensate the leading load.
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''r e f  phase
Inverter reference 
phase shift +30° -26°
ADC value ADh ABh




' MAINS' 1.35A 1.15A
Notes
Fig 7.26 - 0.4 p.f. 
Fig 7.27 - 0.4 p.f.




* Positive DC Link current - inverter is sink.
Negative DC Link current - inverter is source 
i^LOAD' = 2 Amperes 
''l i n e  = 240 volts
At the selected phase shift v a l u e  for lagging load 
compensation, it is neccessary to raise the effective 
inverter voltage above the mains, in order to maintain 
a safe value of DC Link voltage. The apparent net 
export of power from the DC Link, and the lower mains 
current can only be attributed to the DC Link capaci­
tors themselves providing a form of compensation to 
the lagging load.
7.9 Conclusion
The work of this chapter has demonstrated one applica­
tion of the transistor slitwidth inverter. The dual­
mode design of the inverter control system, a l l o w s  
transition from voltage-source operation to current-
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source control. Utilising active current reference 
modulation, enables direct connection of the inverter 
output terminals to the a.c. mains.
With additional interfacing and monitoring hardware, 
the micro-computer is programmed and used as a conven­
ient, flexible, supervisory controller and interface 
to the human operator.
The oscillograph results show the ability of the oper­
ating SVC to perform adequate compensation. However 
there is clearly room for improvement of w a veform 
distortion. This is apparent particularly with lead­
ing load compensated mains current, although the load 
current waveform is practically unaffected.
The SVC causes more waveform distortion when operated 
with the capacitor bank DC Link. There are two p o s s ­
ible explainations for this effect. F i r stly it has 
been proved experimentally that within the limitations 
of the bridge devices, the distortion decreases as the 
effective inverter voltage is decreased, i.e. the 
inverter sinks real power. The corresponding differ­
ence voltage between inverter and mains causes the 
inverter modulated current limit switching frequency 
to increase, hence distortion decreases. This inher­
ently causes the DC Link vo l t a g e  to rise. Since the 
lead-acid accumulator has a greater stabilising effect 
on the DC Link voltage than the capacitor bank, SVC 
with the former can operate at higher DC Link voltages 
and hence lower distortion.
Secondly, it is the reactive power supplied from the 
Inverter-SVC, as a compensation current at line volt­
age, that compensates the mains current. When supplied 
from a less stable source, this i n v a r i a b l y  leads to
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increased distortion.
Despite these shortfalls, the trials have demonstrated 
the concepts and the potential capability of the 
Inverter-SVC.
7.10 Discussion
This section is a brief comment on the enhancement 
possibilities of the basic Inverter-SVC. The open- 
loop SVC control system forms the basis of a practical 
closed-loop, automatic SVC, which can be produced with 
a small amount of additional hardware, and enhanced 
software routines.
Further developments to the SVC system fall basically 
into three sections, namely the actual SVC strategy, 
the display interface, and fault monitoring and 
correction.
The SVC should be able to f o l l o w  a change in VAr 
demand , in an automatic (closed loop) control mode, 
or optionally, to supply a fixed demand VAr, which is 
set by the operator. This would be achieved by moni­
toring the mains and load power factors, using ha r d ­
ware phase-shift counters to measure the phase shift 
between the line voltage and respective current, for 
example. Such counters would operate under the con­
trol of software routines, based on the compensation 
strategy defined in section 7.4, which would then 
calculate the compensation requirement, and invoke the 
optimal compensation regime.
The display interface would be enhanced to include the 
actual values of load and mains power factor, or 
current phase shift w.r.t. the line voltage. The raw 
values are obtained from the phase-shift measurement
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counters, and converted to d i s p l a y a b l e  values via a 
look-up table or conversion algorithm. In a similar 
manner, the DC Link voltage presently displayed as the 
ADC 2 hex-character value w ould be converted to the 
actual DC Link voltage prior to display. The SVC 
status, as defined by status register and PIOA input 
bit-signals, would be shown in more specific detail, 
thus enabling an immediate appraisal of the state of 
SVC operation to be made.
Fault monitoring routine enhancements, and the add­
ition of fault correction routines, would attempt 
processor-controlled correction of SVC faults. Faults 
with correction potential are;
(a) Attempt to close inverter isolator relay after DC 
Link over-voltage correction and fixed length time 
delay.
(b) Attempt to re-establish PLL enable on the inverter 
bridge, 15 seconds after an "in-lock" failure.
(c) Attempt to re-establish ILIMIT enable on the in­
verter bridge, 5 seconds after occurrence of a 
bridge over-current state.
It is envisaged that developments based on these 
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FIG 7.4a SVC - VARIABLE INVERTER VOLTAGE AMPLITUDE
FIXED INVERTER VOLTAGE PHASE
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FIG 7.4b SVC - VARIABLE INVERTER VOLTAGE PHASE
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FIG 7.2 2 0.4 P.F. LEADING LOAD - NO COMPENSATION
Line Voltage
FIG 7.23 STATIC VAR COMPENSATION OF 0.4 P.P. LEADING LOAD 












FIG 7.24 0.4 P.F. LAGGING LOAD - NO COMPENSATION
Line Voltage
FIG 7.25 STATIC VAR COMPENSATION OF 0.4 P.F. LAGGING LOAD 
D.C. LINK - 48 CELL ACCUMULATOR
MAINS CURRENT 2.5 A/div
LINE VOLTAGE 650 V/div
LOAD CURRENT 2.5 A/div
INVERTER CURRENT 2.5 A/div
TIME 5ms/div
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FIG 7.26 STATIC VAR COMPENSATION OF 0.4 P.F. LEADING LOAD 
D.C. LINK - 13.2 mF CAPACITOR BANK
m mm
Line v o l t a g e
FIG 7.27 STATIC VAR COMPENSATION OF 0.4 P.F. LAGGING LOAD 
D .C. LINK - 13.2 mF CAPACITOR BANK
MAINS CURRENT 2.5 A/div
LINE VOLTAGE 200 V/div
LOAD CURRENT 2.5 A/div
INVERTER CURRENT 2.5 A/div
TIME 5ms/div
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8. THE UNINTERRUPTIBLE POWER SUPPLY CONFIGURATION
8 .1 Introduction
The use of microcomputer control techniques has demon­
strated the configuration capability of the slitwidth 
inverter. Inverter based SVC is performed whilst the 
mains suply is connected to the load - compensator 
node. This chapter addresses the extension of the 
configuration, to provide "no-break" power, if the 
mains supply to the load compensating node fails.
An uninterruptible power supply system, is in essence, 
a device which is placed between the users equipment 
and the mains power source output, to act as a reserve 
source of energy in the event of a complete power 
failure. However it can perform other functions 
beyond this basic system definition.
Domestic consumers, and also many industrial con­
sumers, are simply unaware that the mains supply does 
drift from specification for short periods of time. 
In fact, the utility mains supply is far from perfect. 
W hile minor disturbances can be tolerated by the 
majority of commercial and industrial consumers, there 
are many areas of application, with critical loads, 
for which the use of a UPS is essential.
Computer, and "real-time" critical loads, cannot 
tolerate many of the mains-borne electricity related 
problems that occur on the a.c. supply.
8 .2 Reliability and Availability
With many industrial loads, there is a need to in­
crease the reliability or availability of delivered 
power, supplied to their p a r t i c u l a r  utilisation
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p o i n t s . The actual power needs, and criticality of 
equipment, varies tremendously, and e v a l u a t i o n  in 
terms of power reliability and a v a i l a b i l i t y  must be 
performed, to obtain a cost effective power solution.
Reliability is an indication of how many power fail­
ures can be expected over a certain period of time, 
while availability is an indication of total downtime 
due to lack of power over a certain period. Both 
reliability and availability requirements for inten­
sive health-care equipment would certainly be greater
than those for factory air conditioning or office
, . . 135lighting.
Many power consuming operations require a high degree 
of power supply reliability, with less concern for 
availability. A power failure during a contr o l l e d  
o v e n  c u r i n g  p r o c e s s  w i l l  c a u s e  e r r o r s  in the 
time/temperature control, resulting in the product 
being scrapped. The difference in loss between a 
power failure of one minute duration and one of 30 
minutes duration is minimal. Thus a power system 
which experiences two power failures of 30 minutes 
each is more desirable in this case, than a system 
that experiences six power failures of one minute 
each, even though the downtime of the former is 1 0  
times greater.
Other power utilising equipment demands a high degree 
of power supply availability, with little concern for 
reliability. A power failure to a large industrial 
metal punch, for example, will cause little loss due 
to the power failure itself, but there will be a loss 
dire c t l y  related to the length of the power failure. 
Hence a power system that experiences six power fail-
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ures of one minute each, is more suitable than one 
that experiences two power failures of 30 minutes 
each, even though the first case has a failure rate 
three times higher, and thus a lower reliability.
8 . 3 Power Supply Related Problems
The type of industrial load, detailed above, is by no 
means critical in terms of the sub-second power fluc­
tuations that occur. Reference 136 gives a comprehen­
sive list of the power related problems that affect 
medium to highly critical consumer loads, and proposes 
various solutions.
One common power-line problem is noise, caused by such 
events as lightning strikes, utility network switch­
ing, PFC capacitor switching by the utility, and oper­
ation of customer equipment. Voltage fluctuations or 
"brownouts", can be caused by adverse weather condi­
tions, faults and fault clearing devices, and h e a v y  
equipment using the same source. Actual power outages 
can in fact occur when h e a v y  equipment (especially 
rotary machines) starts up, and power line o v e r l o a d  
and hard fault conditions may result in momentary 
blackouts.
8.4 The Need for UPS Systems
Today there is a widespread need for a.c. power of a 
higher quality than that a v a i l a b l e  from the public  
a.c. mains. Short term public supply failures are 
often of less than a second duration. These are not 
generally considered as failures, and can be tolerated 
by non-critical consumer loads.
However, operational r e l i a b i l i t y  is imperative for 
such critical loads as;-
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- life support equipment
- data processing complexes^^^
- critical industrial process control equipment
- communications systems
12- safety and defence installations
- guidance and navigation systems
The need for high - integrity power w i l l  always be 
determined by comparing the danger, inconvenience and 
expense caused by unpredicted power failures, against 
installation and maintenance costs of the supply 
itself. A cost - reliability tradeoff decision must 
be made, to improve r e liability or a v a i l a b i l i t y  of 
power only to those areas which justify the cost.
In short, high-integrity supplies are justified where 
power interruptions could endanger property, disrupt 
critical data networks and cost time and money. For 
systems on which human life and heal t h  depend, or 
where the slightest possibility of a power failure 
could endanger national or public safety, the cost of 
an u n i n t e r r u p t i b l e  p o w e r  s u p p l y  is m o r e  t h a n  
justified.
Standby power systems are also of great benefit to the 
less critical areas of production, where loss of pro­
duction, downtime cost and equipment damage are of 
enormous consequence.
The concept of the composite UPS system overcomes the 
in v ariable fact that 1 0 0 % r e l i a b i l i t y  of the public  
mains supply is never attainable. The system provides 
clean reliable power, with the ability to isolate 
critical equipment, suppress transients and p r o vide 
short-time ride through capability. This increases 
both the reliability and a v a i l a b i l i t y  of d e l i v e r e d
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power.
8 .5 UPS Systems - A Review
There are basically two types of system available to 
provide standby power, namely Rotating and Static 
UPS's. There appears to be some controversy in pub­
lished literature regarding the merits of Static and 
Rotary (or Dynamic) UPS systems. Further, there is 
amongst those who advocate one particular system, a 
confliction of ideas regarding the best configuration 
of the actual system elements. There are primarily  
two types of operating principle when considering each 
system, being "online" and "offline", although other 
configurations have evolved from these.
The type of emergency or standby power system to use 
depends on what the system is expected to accomplish. 
A system to protect computer equipment from m i l l i ­
second power outages will not necessarily provide this 
integrity for a long period of time. An offline 
system is one that is dormant until c a l l e d  upon to 
operate, such as a diesel generator, which is started 
up when a power failure occurs. An online system is 
one that is operating continually, such as an inverter 
supplied by d.c. power via the primary power source, 
through a rectifer - battery charger. Float charged 
batteries supply the inverter if a power failure 
occurs in the primary a.c. power source.
The offline system can improve the a v a i l a b i l i t y  of 
delivered power, but cannot improve reliability. The 
online system can improve r e l i a b i l i t y  as w e l l  as 
increasing supply availability.
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8 . 6  Dynamic or Rotating UPS
Most Dynamic systems fall into one of three groups.
8.6.1 Engine Driven Generators
Engine driven generators are g e n e r a l l y  applied as 
offline units for reducing downtime. Unless operated 
in standby mode, which is uneconomic, a typical set 
wi l l  require 15 to 20 seconds to come on line from 
mains failure, if equipped with an automatic starting 
mechanism. Generator sets are ideal for bridging 
prolonged failures. Units may be used in combination 
with a mechanical stored energy system, or a small 
static UPS, to improve both r e l i a b i l i t y  and a v a i l ­
ability of delivered power.
During the startup period, poor generator frequency 
stability can be a problem, and good frequency synch­
ronisation control is required to minimise transients 
as the generator is switched on line. It is generally 
accepted that engine driven generators alone are not 
adequate for the stability demands of computer power 
supplies. Additionally, separate installation areas 
are essential due to noise, vibration and fuel supply 
storage.
8.6.2 Mechanical Stored Systems
The purpose of these systems is to provide voltage and 
frequency stabilisation and ride-through buffering. 
The stabiliser comprises an electric drive motor, a 
synchronous alternator and a flywheel which converts 
stored kinetic energy to electric power (fig 8 .1 a). 
It is g e n e r a l l y  applied as an o n l i n e  system. An a.c. 
or d.c. motor may be used as the d r i v e  motor. The use 
of a reversible machine as a single machine flywheel
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set, is also possible (fig 8 .1 b), although no electri­
cal isolation from the mains is obtained. Depending 
on the frequency requirements of the load, a typical 
mechanical stored energy system can ride through a 
power failure for up to 2 seconds.
Better performance may be obtained by using a speed- 
regulated d.c. drive motor (fig 8.1c). Here the 
series rectifier prevents energy flowback into the 
mains. Since the speed of the d.c. motor is indepen­
dent of mains frequency, the set may be operated at 
the alternator's upper frequency limit, resulting in 
increased bridging times.
A supply time of 15s can be attained by using an 
electro-magnetic clutch, and driving the flywheel at a 
higher speed than the generator it operates (fig 8 .2 ). 
This type of system may a l l o w  an engine driven prime 
mover to come up to speed, either to drive a serarate 
generator, or to maintain the speed of the flywheel 
and its associated generator.
8.6.3 Rotating UPS Systems
If it is likely that mains failures of the order of 
minutes have to be ridden through, batteries are 
usually used for energy storage. A typical rotating 
UPS system is shown in figure 8.3a. The d.c. gene r a ­
tor supplies power to charge the batteries and drive 
the d.c. motor, whilst a.c. input power is available. 
The battery will provide power for the d.c. motor upon 
loss of primary power, so that the a.c. generator 
provides uninterruptible power to the load. However 
this configuration has a large number of moving parts, 
and requires the batteries to pr o v i d e  power to turn 
the input machine rotors, when primary power failure
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occurs.
A more efficient dynamic UPS is shown in figure 8.3b-
c. The system comprises a speed regulated d.c. motor 
whose energy is derived from either a mains rectifier, 
or a battery in the event of a mains failure. The 
battery may be connected in the parallel standby mode 
or the switched mode. In the former, the mains recti­
fier must be controlled as it supplies the d.c. motor 
and charges the battery. In the switched mode, the 
battery is only connected during a mains failure, the 
inertia of the dynamic system being employed to ride 
through the battery contactor response period.
When primary power is available, the d.c. motor is 
supplied via an uncontrolled rectifier (providing 
better o v e r a l l  efficiency and input p.f.) and the 
battery supplied by a separate charger. Depending on 
battery design, bridging times of between 5 and 60 
minutes are obtainable.
Appart from attention to the battery, the maintenance
of rotating UPS systems requires regular lubrication
of the bearings and checking the condition of brushes,
where fitted. Depending on their persuasion, some see
137the ability to plan regular servicing as a benefit, 
w h i l e  o t h e r s  v i e w  it as a d i s t i n c t  d i sad v a n- 
tage,^^^'^^^'^^^ and opt in favour of the static UPS, 
claiming higher performance and reliability.
8.7 Static UPS
The static UPS, as the name suggests, has no moving  
parts (except cooling fans, where fitted). In the 
event of a mains power failure, a bank of batteries 
supplies the inverter d.c. power. The amount of time
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the load can be supported thus depends on battery 
capacity and load characteristics. Purely static 
systems can be categorized into four groups.
8.7.1 Forward Transfer System
The forward transfer or offline inverter system, 
figure 8.4, is only connected to the load to provide 
a.c. power when it senses a fluctuation or interrup­
tion of the mains power line. This is not a true 
uninterruptible power supply. The total time associ­
ated with a mechanical transfer w i l l  cause a power 
interruption of 60 to 190 milliseconds. A static 
transfer switch is more costly , but will result in a 
much shorter interruption. The time-to-online depends 
on whether the inverter goes online from a standby 
mode, or from a cold start. In the latter case, the 
d.c. contactor, which is normally open, closes as the 
transfer switch operates, upon loss of primary power. 
It is in circuit to prevent continual energisation of 
the static inverter in the standby mode, which is 
wasteful of energy.
It is argued that this type of system is not particu-
138larly beneficial for several reasons. Static in­
verter equipment is different from rotating machines 
in that no-load stress levels and losses are a signif­
icant percentage of the full load values. Therefore 
the system efficiency is not a d v e r s e l y  affected by 
continuous loaded operation, hence there is no partic­
ular advantage in operating equipment in a "warm- 
standby" mode. In fact standby operation is a disad­
vantage because of shock loading effects and the in­
a b ility to detect bridge switch or circuit deteriora­
tion. Shock loading the inverter equipment at the
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time of greatest need is not the ideal solution.
8.7.2 Continuous - Online System
The continuous online system (fig 8.5) is a widely 
used system for supplying uninterruptible power. The 
input of the UPS is connected directly to the utility 
a.c. power line, and the load receives power from the 
inverter output. If mains power is interrupted for 
any reason, the battery instantaneously supplies d.c. 
power to the inverter. The battery is rated to supply 
emergency power to the inverter, to support the criti­
cal load, for the desired time. Hence the load is 
basically free of power interruptions, transient dis­
turbances, and voltage and frequency variations.
However, a failure of the inverter will cause a loss 
of power until the inverter is repaired, or until 
primary a.c. power can be connected directly to the 
load. This configuration is sometimes referred to as 
a non-redundant UPS.
8.7.3 Reverse Transfer - Online System
The output of the reverse transfer UPS (fig 8 .6 ), like 
that of the continuous system, is connected to the 
load under normal inverter operating conditions. But 
if a failure occurs, the load can be switched to the 
a.c. mains power line. This is the simplest, hence 
most commonly used configuration that w i l l  provide 
complete protection of computer, and similar sensitive 
applications, against all types of power related 
problem.
The inverter output frequency is synchronised to the 
a.c. mains supply unless the latter goes out of preset 
limits, in which case the inverter output frequency is
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controlled by an internal oscillator. This configur­
ation provides all the benefits of the continuous 
online system, plus it provides for switching to the 
alternative bypass source in the event of a system 
malfunction or failure. In spite of this added p r o ­
tection level, there will still be a loss of power in 
the u nlikely event of a simultaneous mains and UPS 
failure.
8.7.4 Multi-Inverter Parallel Redundancy
If the critical nature of the load is such that the 
slightest chance of a ccanplete system failure cannot 
be tolerated, multiple redundancy is required. Figure 
8.7 shows a redundant UPS system, which is b a s i c a l l y  
an enhancement of the reverse transfer system, with 
additional inverter paths to reduce the failure prob­
ability to an acceptable level.
Static isolators are required to clear a failed inver­
ter before it causes a low impedance fault on the 
critical load supply bus. This type of system is much 
more reliable, but invariably more expensive. Battery 
requirements can be quite impressive, and a master 
controller is required to mutually synchronise inver­
ters and primary a.c. source, and to sequence the 
static isolators.
Although each inverter system contributes to support­
ing the load, design for reliability must ensure that 
full-load peaks can be supplied with one or even two 
inverters out of service.
8 . 8  Composite UPS Systems
The composite system approach uses an amalgamation of
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139the bést dynamic and static UPS systems. Batteries
capable of powering the load for a few minutes in the 
event of a loss of mains power, with multiple inverter 
redundancy if necessary, and a standby diesel genera­
tor able to take over as a substitute a.c. supply 
a f t e r  5 to 10 minutes, p r o v i d e  a g o o d  e c o n o m i c  
solution.
A hypothetical composite standby system is shown in 
figure 8 .8 . The system makes best financial sense 
where the public a.c. supply is u n r e l i a b l e  and total 
mains failures are a frequent occurrence. High 
quality a.c. is only required for a short period via 
the batteries. The cost savings on the batteries can 
outweigh the capital cost of the standby generator.
The online static UPS provides continuous, "clean" 
power for computers and other sensitive electronic 
systems. Less important a.c. loads are powered di­
rectly from the primary a.c. source, or the generator, 
if the primary source fails.
Selection of the generator rating requires care, 
es p e c i a l l y  if it is required to power the load and 
recharge the inverter battery during a prolonged power 
outage. The connection of small rotary generators to 
battery based systems can result in interaction 
between generator output and the rectifier/charger of 
the battery system. Two potential prob l e m s  are har­
monic distortion and the risk of instability due to
interaction of the generator A V R  and the charger
139closed-loop control system. The generator size may
be substantially reduced if b attery charging is in­
hibited while the set is online.
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8.9 Fault Clearing and the Static Switch
The static switch is an indispensable part of an 
online UPS system. Electro-mechanical devices (usual­
ly a relay) require of the order of 20 to 50 ms to 
transfer the load, which is unacceptable to sensitive 
loads. Solid-state switches will complete a transfer 
in a much shorter time, typically 3 to 5 ms.^^^ Hence 
the inverter can be switched out of circuit if a low 
impedance bridge fault occurs, due to a device break­
down, for example.
For cost reasons, inverter systems are not u s u a l l y  
designed with significant overload capability. Typi­
cal designs a l l o w  150% o v e r l o a d  for 1 to 2 minutes 
only. Therefore conventional methods of fault iso­
lation by fusing, cannot satisfactorily protect the 
inverter output bus. (Rotary generators and UPS sys­
tems can withstand overload conditions for much longer 
periods. Although an over l o a d  results in excessive 
heat in the equipment, its thermal time constants are 
comparitively longer.)
The mains bypass source to the online UPS serves two 
purposes. Not o nl y  does it act as an inverter b a c k ­
up, but it provides a "stiff" current source to clear 
non-inverter related faults. The static switch sense 
circuit transfers the load to the low impedance bypass 
source on detection of a fault, and returns it to the 
normal inverter output when the fault is cleared.
8.10 UPS Operating Modes
Three modes of operation can be defined for the con­
ventional static UPS system. For the reverse transfer 
system of figure 8 .6 , they are as followst-
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(a) Operate Mode
In this mode the UPS acts as a buffer between the 
primary a.c. power source and the load. The charger 
provides current to float-charge the batteries, and 
the rectifier supplies current to the inverter.
(b) Emergency Mode
A transition to this mode takes place when a mains 
failure occurs. The output of the rectifier decreases 
and the battery reservoir compensates, so that the
d.c. input to the inverter and hence its a.c. output, 
remain constant. The rectifier and battery charger 
diodes are reverse biased, preventing battery current 
flow-back. The batteries support the inverter until 
the mains power is restored, or they drop be low the 
minimum d.c. voltage level.
(c ) Recovery Mode
This begins on restoration of mains power. The recti­
fier output is restored and begins to drive the inver­
ter, thus taking over from the batteries. At the same 
time a battery charge cycle commences. When the bat­
teries are f ully charged, the system reverts to the 
operate mode.
The time taken from the recovery mode back to the 
operate mode depends on the state of the battery after 
the emergency mode, and the maximum safe charge cur­
rent. A separate rectifier and charger will result in 
a shorter recharge period, a l l o w i n g  the full load 
inverter current to be supplied by the rectifier, 
whilst the battery charger performs the correct charge 
- equilisation cycle.
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8.11 The Slitwidth Inverter as a UPS
The second half of this chapter describes the practi­
cal application of the transistor slitwidth inverter 
to a UPS configuration.
In previous chapters the slitwidth inverter, load and 
a.c. mains supply have been connected in the configur­
ation shown, in basic form, in figure 8.9. Here, the 
inverter or mains may be isolated by relays and R^ 
respectively. Comparing this with the static UPS 
configurations described previously, poses a problem, 
since no rectifier or battery charger is shown. It is 
not a true offline system. That requires a rectifier 
- charger to float charge the batteries directly from 
the a.c. source. Neither is it a true online system, 
since normal operation requires the isolators R^ and 
R^ to be closed, so that both mains and inverter are 
connected to the load.
In fact, this novel configuration is both a load-power 
and a mains-power improvement system. A lthough the 
main a.c. power source supplies the load during normal 
operation, the slitwidth inverter "conditions" that 
power according to the load's VAr requirement (see 
chapter 7). If the mains fails, it then provides 
uninterrupted power, with R ^ , the mains isolator, 
open.
This configuration is then in effect an online system, 
with the exception that the load does not benefit from 
a.c. p o w e r  s o u r c e  i s o l a t i o n  d u r i n g  its n o r m a l  
operation phase. In short, the "operate" mode, as 
described in section 8.10, is obsolete. A new mode, 
the "conditioning" mode, e f f e c t i v e l y  replaces an
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amalgamation of the "operate" and "recovery" modes.
There is no requirement for the conventional rectifier 
- charger, since in the "conditioning" mode the regen­
erative control strategy of the slitwidth inverter 
enables the batteries to be kept in a state of charge.
8.12 Inverter Configurations
Whilst the main a.c. power source is available, the 
inverter may be configured by the microcomputer to 
charge the batteries. The inverter effectively oper­
ates as a current-source flyback converter in this 
mode. VAr compensation can be performed simultaneous­
ly. However there may be constraints on the extent of 
the compensation, in order to keep the battery voltage 
within acceptable limits.
When mains fails, sense circuits cause the inverter to 
be reconfigured by the microcomputer, to provide 
240volt, 50Hz power to the load. The inverter is not 
able to perform VAr compensation in this "emergency" 
m o d e .
The system that is demonstrated in this chapter re­
quires no internal hardware change from that described 
in chapter 7. However, since the inverter was not 
initially designed to be operated in a UPS mode, it 
lacks static switch, internal 50Hz reference and in­
ternal mains-fail detection circuitry. However, with 
existing hardware, some additional software routines 
and an external mains-fail detection circuit, the 
capabilities of the combined power conditioning system 
can be adequately demonstrated.
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8.13 Software Detailed Design for UPS Reconfiguration
In order for the microcomputer to reconfigure the 
inverter from the SVC configuration to that of a UPS, 
a mains-fail signal is required to signal the proces­
sor when the event occurs. A mains-fail detection 
circuit is described in section 8.14.
Since the mains-fail condition requires the highest 
priority response in this power conditioning system, a 
third high-priority task is required. This task must 
be demand schedulable, on detection of a mains-fail 
condition, with interrupt priority over both the HMAC 
task and the MMI task. The purpose of the mains-fail 
task MFAIL, is to reconfigure the inverter for 240 
volt, 50Hz output.
8.13.1 PIO Interrupt Priority
In a similar manner to the bit input signals of PIO A, 
the mains-fail signal is derived from hardware exter­
nal to the processor. The two PIO p o r t s  on the
"MicroMaster" are connected in a "daisy-chain" config- 
95uration, such that PIO B signals ha v e  a higher 
processor interrupt priority than those of PIO A. The 
hardware driven Mains-Fail Detect signal is connected 
to PIO B.
8.13.2 PIO B Bit Map
Bit 2 - Mains-Fail Detect (MFD)
A rising edge at the input to this PIO port causes the 
highest priority interrupt to be generated.
8.13.3 MMI Task - Modifications
PIO B is now required to detect a change of state of 
the mains-fail signal. This requires a minimal change
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to the Initialisation Routine INIT, detailed in sec­
tion 7.7.4.2. The revised routine flowchart for the 
power conditioning system, INIT_PC, is shown in figure 
8.10.
PIO B interrupts are no longer disabled. The low-byte 
address of the interrupt routine start address table, 
which holds a pointer to the mains-fail routine, is 
written to the PIO B interrupt vector. The PIO B 
interrupt mask is set to generate a processor inter­
rupt on a rising edge of bit 2 (MFD).
8.13.4 Mains-Fail Reset - Task Specification
In comparison to the MMI and HMAC tasks, this is a 
relatively simple task. The task flowchart is shown 
in figure 8 .1 1 .
On hardware detection of a mains failure, the current­
ly scheduled task is suspended, and this task is 
immediately executed. The processor working register 
set is saved on the stack so as to p reserve the status 
of the interrupted task (MMI or HMAC). The modulated 
current limit and the overvoltage limiter (if active) 
are disabled. The voltage reference is reset, both in 
phase and magnitude, reconfiguring the inverter to 
supply an output voltage of 240 volts rms, 50Hz, to 
the load. The system routine ROUT is called to clear 
the display screen and the routine REDIS, to display 
the current output register values. Then the system 
routine PRS is called to d i s p l a y  the message "MAINS 
BREAK. INVERTER IN UPS MODE", on the screen. Final­
ly, the processor working registers are retrieved, to 
restore the status of the suspended task. Processor 
interrupt capability is re-enabled and a return from 
interrupt instruction executed. This terminates MFAIL
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and reschedules the suspended task.
8.14 Hardware for Pseudo Mains-Fail Test
As mentioned previously, a hardware mains-fail detec­
tion circuit is required. Since the necessary c i r ­
cuits, internal to the inverter control system, are 
not available, the capabilities of the power conditio­
ning configuration are proved with external circuitry. 
The methods discussed, and the results demonstrated in 
the following, do not represent a true mains-fail test 
in its complete sense. With reference to the power 
circuit of figure 7.7, a complete mains failure to the 
load is simulated by opening the mains relay. H o w ­
ever, since the inverter has no internal 50Hz oscilla­
tor, the mains isolator signal must remain connected 
to sustain PLL synchronisation.
A block diagram of the pseudo mains-fail test circuit 
is shown in figure 8 .1 2 .
The aim of the trigger edge generator is to enable the 
circuit to open the mains relay, simulating a mains 
fail, at any defined point on the mains voltage wave­
form. The trigger edge generator comprises a variable 
reference comparitor and monostable. The trigger 
point is set so that the monostable generates a rising 
edge at the desired break point. This signal forms 
one input to the trigger once logic.
When the relay is energised (i.e. the contacts are in 
the normally open position), the mains supply is con­
nected to the load and inverter. If the push-to-open 
relay switch is operated, it causes an o s c i l l o s c o p e  
timebase trigger pulse to be generated (necessary to 
obtain photographic results) and a delay period com­
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mences. At the end of this period, the mains trigger 
edge pulses are gated to the trigger once logic. On 
the occurrence of the first trigger pulse, the relay 
driver opens the relay, thus disconnecting the mains 
from inverter and load.
The PIO B hardware interrupt signal is instigated by a 
spare set of contacts on the mains relay. The signal 
is not generated until after the relay actually dis­
connects the mains power source. This ensures that 
the mains has truely failed before inverter reconfigu­
ration commences. Once the relay has opened, further 
mains trigger edge pulses are "locked out" by the 
trigger once logic, until the circuit is reset and 
mains restored.
The circuit diagram for this circuit is shown in 
figure 8.13.
8.15 Test Procedure and Results
8.15.1 Charging the Batteries
This function can be performed with or without a load 
connected in the system configuration. If a load is 
present, VAr compensation is available simultaneously.
For battery charging, effective inverter output volt­
age must be less than the mains voltage, so that with 
the modulated current limit strategy, the inverter 
operates as a current sink. Figure 8.14 shows an 
o s c i l l o g r a p h  of the batteries being charged via the 
inverter, with no load. To obtain a net charge cur­
rent of 2A, the effective inverter voltage was set to 
140 volts. The 100 volt difference v o ltage sets a 
modulated bridge current limit of lOA rms.
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The voltages and currents were as follows;-
^DCLINK ~ 115 V  '^LINE " 240V rms
^DCLINK = 2A - charge IMAINS = rms
The asymmetry of the battery current, and distortion 
on the inverter bridge current waveform, occurs at 
peak bridge current, accentuating drift, offsets and 
non-linearity in the bridge current monitoring cir­
cuitry. This then effects switching in the modulated 
current circuit
8.15.2 Mains-Fail Test - Without SVC
This test demonstrates the capability of the power 
conditioning system, in a battery charge to UPS mode 
of operation. No phase shift of the effective inver­
ter voltage (EIV), w.r.t. the mains voltage, is re­
quired in the battery charge mode, although the magni­
tude of the EIV must be less than the mains. When a 
mains-fail event is detected, the processor inhibits 
the modulated current limit regime, reverting the 
inverter to conventional voltage-source operation. 
Then the inverter output is reset to 240 volts.
The results of this test were recorded using a Nicolet 
digital storage oscilloscope (D.S.O.). Its trigger 
reference is obtained from the microcomputer interrupt 
hardware (fig 8.13). Figure 8.15 shows the effect on 
load voltage and current (240v, 2A rms) at the point 
of mains failure, for a 0.4 p.f. leading load (fig 
8.15a), and 0.4 p.f. lagging load (fig 8.15b).
The trigger instant is shown in the figures. Mechan­
ical and electrical constraints on the mains relay 
contacts affect the instants of contact "make" and 
"break". In theory, the mains fails immediately the
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relay is de-energised and the contact set opens. The 
signal to the hardware interrupt circuit is not 
generated until the secondary contact set makes the 
Normally Open circuit. Hence the results should show 
evidence of mains failure prior to the trigger point. 
However arcing of the mains contact set affects the 
results. The leading load results adhere to theoreti­
cal behaviour. The lagging load causes arcing due to 
the current sustaining nature of the inductor. Hence 
signs of mains failure are not manifest until after 
the event occurs.
Figure 8.16 shows an oscillograph of the mains-fail 
event for a unity p.f. 2A load. Prior to this event, 
the system is charging the batteries, shown by the 
inverter current in anti-phase to the line voltage. 
At mains fail, the mains current c o l l a p s e s  and the 
inverter supplies a.c. power to the load. The inver­
ter current is then in phase with the line voltage. 
Details of voltages and currents are given in Appendix 
10.9.
8.15.3 Mains-Fail Test - With SVC
The mains-fail events shown in figures 8.16-8.18 were 
obtained using a four beam oscilloscope, with the pre­
trigger signal and delay (fig 8.13), to capture the 
event.
Figure 8.17 shows the SVC to UPS transition at mains 
fail for a 0.4 p.f. lagging load, and figure 8.18 
shows the same events for a 0.4 p.f. leading load. 
Prior to mains failure, VAr compensation of load, by 
the power conditioning system, results in zero phase 
shift between mains current and line voltage. At 
mains-fail the inverter current is reset, both in
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phase and magnitude, and the inverter supplies the 
total load current requirement. Details are given in 
Appendix 10.9.
8.16 Conclusion
The requirement for UPS systems was born out of the 
need for noise-free, stable and continuous a.c. sup­
plies, as equipment has become more complex, and in­
creasingly sensitive to mains-borne power line distur­
bances .
The slitwidth inverter has been demonstrated as a 
prime element in a power conditioning system. The 
inverter is configurable by microcomputer based appli­
cations software, to operate in either of three modes. 
Static VAr compensation, with battery charging, or 
inverter battery charging alone, are performed when 
the mains is available. At the instant of mains 
failure, the configuration reverts to that of a UPS 
system, providing high-integrity power to the load.
In this manner the power conditioning system is a 
compromise between the conventional "offline" and 
"online" UPS systems. This particular configuration 
is unable to supply "clean" power to the load direct­
ly, whilst mains is available. However an online 
system could be arranged with minimal reconfiguration, 
although a separate battery charger would be required, 
and the VAr compensation function would obviously be 
inoperative. The slitwidth inverter could be incor­
porated into any of the static UPS configurations 
described previously, giving a very high standard of 
clean, stable a.c. power. The level of no-break in­
tegrity required, depends on a particular applcation. 
Redundant UPS systems provide a higher level of secur-
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ity but with correspondingly higher capital costs.
The cost effectiveness of operating the slitwidth 
inverter as an offline UPS, without requiring a separ­
ate charger is an advantage over conventional systems. 
It makes sound financial sense to use an underuti­
lised, but necessary piece of capital equipment for 
alli e d  power conditioning operations. With instant 
reconfiguration to the essential UPS function, the 
slitwidth inverter based power conditioning system has 
much potential.
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F IG 8.2 C O N S T A N T  FREQUENCY I N E R T I A  S Y S T E M
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FIG 8.5 CONTINUOUS ONLINE UPS SYSTEM
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FIG 8.6 REVERSE TRAN S F E R  ONLINE UPS SYST E M
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FIG 8.8 C O M P O S I T E  UPS SYSTEM
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FIG 8.15 LOAD VOLTAGE AND CURRENT AT MAINS FAILURE
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FIG 8.17 SVC TO UPS TRANSITION AT MAINS-FAIL
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FIG 8.18 SVC TO UPS TRANSITION AT MAINS-FAIL 














9. DISCUSSION AND CONCLUSIONS
The work described in this thesis has taken into account 
an examination of existing power inverter technologies, 
evaluating bridge configurations, semiconductor switch 
merits, and control principles, to develop the transis­
tor slitwidth inverter. From a basic control and tran­
sistor switching principle, a dual-mode inverter control 
system has been designed. Voltage-source operation is 
the conventional mode, where the inverter's function is 
to reproduce a fixed-voltage, fixed-frequency output 
waveform, from an internal reference.
Current-source operation is invoked when the inverter is 
connected to a low impedance line, and voltage-source  
operation causes output current limiting. The reference 
is derived from the system difference voltage, that is 
the difference between the effective inverter output 
voltage (defined by its voltage reference), and the line 
v o l t a g e  (defined by the mains supply). The inverter 
current, is a function of the system difference voltage. 
Ne glecting load current, it can be understood that no 
line current will flow if the difference voltage is 
zero. Controlling the magnitude and phase of the inver­
ter reference, hence its ElV, gives complete control 
over the magnitude and phase of the inverter current 
when operated in this mode.
From this baseline, slitwidth inverter applications have 
been developed, which serve to improve its power system 
environment. Two possible areas have been investigated; 
VAr compensation and no-break power supplies.
The slitwidth inverter, in its v o 1 tage-source mode, 
produces a low distortion, 240 v o 11, 50Hz output, with 
e f f i c i e n c y  g r e a t e r  th a n  75% at m i n i m u m  d.c. i n p u t
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voltage, and for worst-case power factor loads. The 
inverter losses arise mainly from the Darlington bridge 
transistors. Output harmonic distortion is shown to be 
less than that from the utility a.c. supply, which 
behoves its application to quality uninterruptible power 
supplies. Although designed specifically for 50Hz 
sinusoidal output, the inverter switching strategy will 
cope with other waveshapes and fundamental frequencies. 
The rate of change of output vo l t a g e  is limited by the 
power filter, affecting system bandwidth, but this is 
u n l i k e l y  to influence the majority of waveforms. The 
maximum fundamental frequency depends on switching speed 
and allowable distortion. Distortion will increase as 
the ratio of switching to output fundamental frequency 
decreases.
The inverter control system could be applied to any size 
k V A  inverter. The ceiling is only limited by power 
transistor device availability, but other fast, high- 
power, comparable devices, or novel transistor bridge 
arm configurations, may increase the power capability.
The power transistor is u n d o u btably the most fragile, 
and often the s i n gularly most expensive component, of 
the inverter system. Acti v e  protection is essential 
because, unlike thyristors, which have reasonable power 
overload capability, and can be protected by fast, semi­
conductor fuses, passive protection offers no safeguards 
for power transistors.
Non-centralised protection, preferably in the base drive 
circuit, as close as possible to the transistor, is 
imperative. Anti-saturation and active current limit 
protection on a per-device basis, safeguards against 
overloads, bridge short-circuit faults, and failure of
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switching logic circuits. In addition, the possibility 
of base drive, or base drive power supply failure must 
be c o n s i d e r e d .  P r o t e c t i o n  is r e q u i r e d  by w a y  of 
monitoring circuitry, which acts to short circuit the 
transistor base-emitter junction if a failure occurs.
Improved bridge current measurement techniques are 
required, espec i a l l y  as the power rating increases. 
Current shunts dissipate power, which increases as the 
square of the rms bridge current for a g iven shunt 
resistance. Common-mode problems associated with the 
shunt's location make isolated measurement essential. 
The method of bridge current measurement used in this 
work, has proved to be the weakness of the inverter 
system. Conventional current transformers may well be 
more expedient for this function.
The ability to reconfigure the inverter for various 
a p p l i c a t i o n s  has b e e n  a m a j o r  p a r t  of the d e s i g n  
philosophy. A combination of firmware design and micro­
computer control, has resulted in an adaptable inverter 
system. I n t e r n a l  to the s l i t w i d t h  i n v e r t e r ,  the 
functions basic to the control system, namely reference 
and switching-protection decoding logic, ha v e  been 
implemented in firmware.
The microcomputer forms the nucleus of the r econ­
figuration strategy for inverter based applications, 
executing many sequential functions of a supervisory  
nature, in parallel with the hardware - firmware of the 
inverter control system. The rigorous design of appli­
cations software, to high standards, increases r e a d ­
a b i l i t y  and m a i n t a i n a b i l i t y .  T h e s e  a s p e c t s  are 
essential in the engineering industry where future re­
quirements to enhance existing software tasks, in line
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with equipment development, are less likely to be under­
taken by the orginator.
The single-board microcomputer facilitates the reduction 
of o v e r a l l  equipment size. Within the scope of the 
inverter based, microcomputer controlled applications 
described in this work, the utilisation of alpha-numeric 
displays to replace the VDU screen, and a small keypad 
for the operator interface, wil l  produce a practical 
system, both in financial and di-mensiona1 terms.
The development of the slitwidth inverter current source 
operation, has enabled Static VAr Compensation of mains- 
fed loads. VAr compensation is necessary for financial 
reasons, by both the industrial consumer of reactive 
power, and the utility supplier.
The Japanese SVC system, outlined in section 5.4.6, and 
detailed in reference 129, is of note in connection with 
this work. It shows a different method of accomplishing 
VAr compensation, using vol tage-source inverter tech­
nology, from what appears to be a similar fundamental 
concept. Reactive current is a function of inverter 
output voltage, line voltage, and connecting inductance. 
The SVC detailed in this work, produces reactive current 
as a function of effective inverter voltage magnitude 
and phase, with respect to the line voltage. In the 
former, VAr generation is by virtue of connecting reac­
tance, and in the latter, by a modulated current limit 
strategy.
SVC is performed without the need for batteries on the 
i n v e r t e r  DC Link. The i n v e r t e r  p o w e r  l o s s e s  are 
supplied totally from the a.c. line. This method of VAr 
compensation does result in noticeable mains and load 
current distortion. It is an unknown factor, just how
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a p p l i c a b l e  the inverter based SVC is to distribution 
level power systems, in its present design state.
It is probable that the inverter as a Static VAr Compen­
sator alone, is not a cost effective solution to the SVC 
problem. Compared with present Switched Capacitor and 
Thyristor Controlled Reactor schemes (chapter 5), the 
inverter based SVC described here, for the same level of 
VAr compensation, is probably more complex, expensive 
and undoubtably less reliable. Switching devices are 
certainly stressed much more in the slitwidth inverter- 
SVC than in more conventional thyristor based equipment.
However, using the transistor slitwidth inverter as a 
UPS can certainly be justified. Output waveforms are of 
a high quality in comparison with thyristor equipment. 
Visually, the inverter voltage output is less distorted 
tha n  the m ains v o l t a g e ,  and this is c o n f i r m e d  by 
harmonic analysis.
The UPS requires batteries for d.c. reserve power. The 
regenerative nature of the slitwidth inverter, when 
o p e r a t e d  in its c u r r e n t - s o u r c e  mode, a l l o w s  b i ­
directional power flow. In effect, the inverter becomes 
a varia ble a.c. load or source. This facilitates the 
SVC function and enables the inverter to operate as its 
own battery charger. However, for a full o n l i n e  UPS 
system, a separate rectifier - charger is required.
A true online system requires additional control and 
monitoring circuitry, to that detailed in this work. 
M a i n s - f a i 1 detection requires a fast, responsive cir­
cuit, with static switch and drive circuitry to minimise 
transfer time. An internal 50Hz timebase is necessary, 
to synchronise the inverter voltage reference when the 
mains synchronisation signal fails, or mains frequency
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drifts outside specified limits.
The battery charging function requires more design 
effort. The lead-acid battery represents a major piece 
of capital equipment, its cost may exceed that of the 
UPS system. A system enhancement would include full 
battery health monitoring, with overvoltage, undervol­
tage, and charge-discharge current control. The battery 
charge cycle is critical to the life of the battery. 
The slitwidth inverter system, at present, provides 
little regulation, which is of the form of a constant 
current charge cycle. The correct charge strategy for 
lead-acid batteries requires constant current, constant 
voltage, and cell voltage equalisation cycles. To fully 
utilise this feature of the slitwidth inverter, the 
problem of the charge cycle must be addressed.
SVC and UPS demonstrate viable applications of the tran­
sistor slitwidth inverter. With further development, 
the potential for present and future applications will 
be the proving-ground for this inverter system.
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10. APPENDICES
10.1 Inverter Output Transformer
10.1.1 Inverter Output Transformer Equivalent Circuit
The equivalent circuit of a power transformer may be 
represented by figure Al.l.
X R
It comprises the ideal transformer with turns ratio N, 
and equivalent circuit defined as follows;
Magnetising susceptance = b Mho
Iron loss = g Mho
Copper loss = R Ohms
Leakage reactance = X Ohms
10.1.2 Equivalent Circuit Values
The output transformer equivalent circuit values are 
obtained by performing the open and short circuit 
tests detailed in reference 60.
The circuit in figure Al.l is accurate for a small 
transformer. The primary comprises few turns of large 
cross sectional area. It has low resistance, so the 
voltage drop produced by the no-load current in the 
primary resistance may be neglected. The no-load 
current cannot be neglected since it is near l y  0.5 A 
for an open circuit secondary vo l t a g e  of 240 volts. 
Likewise the secondary winding resistance must also be
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taken into account.
It is feasible to refer these values to the secondary 
of the ideal transformer and to represent the parallel 
branch (g,b) by its analogous series circuit as shown 








a l . 2
_ _ % E _
2.ir.f
al.3
For a rated secondary voltage of 240 volts rms and 
rated primary current of 10 Amperes rms, the results 
of tests at 50 Hz are as fol lows
r = 3185.6 Ohms 
Lp = 14.73 Henries 
Ls = 0.066 Henries 





10.1.3 Transformer Turns Ratio Requirement




(a) Minimum d.c. voltage is 86.4 volts
(b) Maximum resistive load current is 2.95 A
(2.083 * \T2) at maximum load voltage 339.4 
volts (i.e. 240 * J~2 volts)
(c) Neglect transformer no-load loss
(d) Filter and transformer inductance causes
negligible regulation at 50 Hz.
(e) Filter capacitor loss is minimal
(f) The load current is very much greater than 

















V = V- . + i. ,.R sec load load a l . 4
V p r i - W  =  V s e c a l . 5
^bridge ^load a l . 6
^pri(max) ^dc ^*^CE a l . 7
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Now R —  5.0 Ohms, hence from al.4;
V = 339.4 + 2.95(5) = 354.2 voltssec
From al.5;
N ^  354.2
Vp n
In a 1.7 assume;
V = 8 6 . 4 - 5  p n
From a l . 8 and a 1.9;
and in al. 6 ;
= 2.5 volts
= 81.4 volts




^bridge(p k ) = 4.35 * 2.95 = 12.8 A
A transformer with turns ratio 1:5.2 gives a maximum 
secondary voltage of;
5.2 * 81.4 = 423 volts
which will allow for regulation and loss that has been 
neglected in the calculations.
The resultant bridge current peak value is;
2.95 * 5.2 = 15.3 Amperes
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10.2 Inverter Output Filter and Loads
10.2.1 The Inverter Output Filter
The inverter filter shown in figure 3.12, is more 
precisely defined in figure A2.1.
Tran Loa d
circuit
The series elements R and L of the transformers
equiv a l e n t  circuit (1 0 .1 .2 ), combine with the filter 
elements and to form the complete filter. For 
quality filter components the associated resitive loss 
is negligible.






6 6 .0 mH
15.0 mH
5.0 pF
The resonant frequency of the filter is given by:-
f = o a 2 . 1
2 rr.l Lgp * Cp
where Lgp = Lg +
Hence f^ = 250 Hz.
If Cp is increased to 15pF, f^ = 144 Hz.
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10.2.2 Filter Damping Factor
For a pur e l y  resistive load, it can be shown^ that the 
damping ratio of figure A2.1 is given by:-
r = - - A  (R-Cp + Lgp / Ricad) a2.2
For the given values and full load at unity power 
factor, f̂ 2.oad ~ Ohms (10.2.3) giving:-
( = 0.55
For the leading power factor load, is effectively
increased to 29 pF, by addition of the p a r a l l e l  load 
capacitor and R^oad 280 Ohms.
This gives a damping ratio:-
r  = 0.14
with inductance in the load, an additional frequency 
varying term is added to the transfer function, 
resulting in a third-order polynomial function in its 
denominator. The analysis of the L-C filter with 
inductive loads becomes more complicated.
10.2.3 Loads for Maximum Output Power Factors
The specification requires the inverter to operate 
satisfactorily between power factors of 0.4 leading 
and 0.4 lagging. In this d e r ivation maximum output
power is defined as 480 VA requiring a 2 A load
current at 240 volts. The load circuits are shown in
figures 3.12 b-d inclusive.
For the inductive or lagging load, figure A2.2, the 
current through the load lags the voltage across it.
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Figure A2.2
is in phase with load current i. The pure inductor 
voltage leads the load current i by 90^.
Figure A 2 .3
Power factor = Cos 0 
From Figure A2.3




Sin 0 = w .L^ . i a2 .4
V
For the capacitive or leading load figure A2.4,





=  Rl :
‘'r
I
i^ is in phase with voltage V. The pure capacitor 
current (i^) leads the load voltage V by 90°.
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Figure A2.5
Power factor = Cos 0 
From figure A2.5
0 l e a d i n g




Sin 0 = w.C^.V a 2 . 6
Loads
V = 240 volts
i = 2 Amperes
w = 2 . TT . f rad/ s (f = 50 Hz)
Unity P.F.
R^ = 120 Ohms 
0.4 P.F. Leading
R^ = 300 Ohms
Cl  = 24
0.4 P.F. Lagging
= 48 Ohms
L^ = 349 mH
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10.3 Transistor Switching Aid Network
Calculation of component values shown in figure A3.1
P owe r  
T r a n s i  s f o r
Let DC supply voltage
= 1 0 0  volts
Current through transistor at turn off
^C(max) = ‘‘O Amperes 
and Collector - Emitter sustaining v o l tage
VcEO(sus) = 2 0 0  volts 
Transistor current fall time
tf = Ips
Capacitor
From reference 69 pp 27-28:-
^s ,.̂ c(niax) a3.1
^CEO(sus)
For the given values C^ = 0.2 ^F
Resistor
When the transistor conducts, the power disipated in 
the resistor is given by:-
Power = 1/2 .C^. ) . f a3.2
where f is the transistor switching frequency.
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Let C = 0 . 2 2  uF and f = 2 kHz, then:- s '
Power = 2.2 Watts 
The capacitor must be discharged and ready for the 
next transistor turn-off instant in less than 40ps. 
If this is so after 5 time constants (T), where:-
T = C .R a3.3s s
then T = 8jaS, giving R = 36 Ohms.
Let R = 33 Ohms - the lower preferred value.
The p e a k  t r a n s i s t o r  c u r r e n t  at t u r n - o n  due to 
switching aid network capacitor discharge is:-
100/33 = 3.03 Amperes
This switching aid network reduces the collector 
voltage overshoot at turn-off from approximately 600 
v olts to 175 volts. The rate of change of collector 
voltage is of the order of 50 v/jus.
Diode
Let the diode conduct for 5jus in each switching period 
of 500jus. The diode conduction time ratio in one 
period
DTCR = 5/500 = 0.01
The power dissipation , assuming a diode conduction 
volt drop of 2 volts is:-
P ,. = 40*2*0.01 = 0.8 Wattsdisp
The diode average conduction current
I(ave) ~ 0.8/2 = 0.4 Amperes
An avalanche diode type G2D is used.
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10.4 Digital Sinewave Firmware
Address Data Address Data Address Data
4C 7F 4D 83 4E 8 8
4F 8 C 50 91 51 95
52 99 53 9E 54 A2
55 A 6 56 AA 57 AF
58 B3 59 B7 5A BB
5B BE 5C C2 5D C 6
5E CA 5F CD 60 D1
61 D4 62 D7 63 DA
64 DD 65 EO 6 6 E3
67 E 6 6 8 E8 69 EB
6 A ED 6 B EF 6 C FI
6 D F3 6 E F5 6 F F 6
70 F8 71 F9 72 FA
73 FB 74 FC 75 FD
76 FD 77 FE 78 FE
79 FE 7A FE 7B FE
7C FD 7D FD 7E FC
7F FB 80 FA 81 F9
82 F 8 83 F 6 84 F5
85 F3 8 6 FI 87 EF
8 8 ED 89 EB 8 A E 8
8 B E 6 8 C E3 8 D EO
8 E DD 8 F DA 90 D7
91 D4 92 D1 93 CD
94 CA 95 C 6 96 C2
97 BF 98 BB 99 B7
9A B3 9B AF 9C AA
9D A 6 9E A2 9F 9E
AO 99 Al 95 A2 91
A3 8 C A4 8 8 A5 83
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Address Data Address Data Address Data
A 6 7F A7 7B A 8 76
A9 72 AA 6 D AB 69
AC 65 AD 60 AE 5C
AF 58 BO 54 B1 4F
B2 4B B3 47 B4 43
B5 40 B6 3C B7 38
B8 34 B9 31 BA 2D
BB 2A BC 27 BD 24
BE 2 1 BF IE CO IB
Cl 18 C2 16 C3 13
C4 1 1 C5 OF C 6 OD
C7 OB C 8 09 C9 08
CA 06 CB 05 CC 04
CD 03 CE 0 2 CF 0 1
DO 0 1 D1 0 0 D2 0 0
D3 0 0 D4 0 0 D5 0 0
D6 0 1 D7 0 1 D8 0 2
D9 03 DA 04 DB 05
DC 06 DD 08 DE 09
DF OB EO OD El OF
E2 1 1 E3 13 E4 16
E5 18 E 6 IB E7 IE
E 8 2 1 E9 24 EA 27
EB 2A EC 2D ED 31
EE 34 EF 38 FO 3C
FI 3F F2 43 F3 47
F4 4B F5 4F F 6 54
F7 58 F8 5C F9 60
FA 65 FB 69 FC 6 D
FD 72 FE 76 FF 7B
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10.5 Inverter Switching and Protection Strategy Firmware





























iddress Data Address Data Address Data Address Data
0 0 09 0 1 09 0 2 06 03 06
04 0 0 05 0 0 06 06 07 06
08 09 09 09 OA 0 0 OB 0 0
OC 0 0 OD 0 0 OE 0 0 OF 0 0
1 0 09 1 1 09 1 2 04 13 04
14 0 0 15 0 0 16 04 17 04
18 09 19 09 lA 0 0 IB 0 0
1C 0 0 ID 0 0 IE 0 0 IF 0 0
2 0 08 2 1 08 2 2 06 23 06
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\ddress Data Address Data Address Data Address Dai
24 0 0 25 0 0 26 06 27 06
28 08 29 08 2A 0 0 2B 0 0
2C 0 0 2D 0 0 2E 0 0 2F 0 0
30 08 31 08 32 04 33 04
34 0 0 35 0 0 36 04 37 04
38 08 39 08 3A 0 0 3B 0 0
3C 0 0 3D 0 0 3E 0 0 3F 0 0
40 0 1 41 0 1 42 06 43 06
44 0 0 45 0 0 46 06 47 06
48 0 1 49 0 1 4A 0 0 4B 0 0
4C 0 0 4D 0 0 4E 0 0 4F 0 0
50 0 1 51 0 1 52 04 53 04
54 0 0 55 0 0 56 04 57 04
58 0 1 59 0 1 5A 0 0 5B 0 0
5C 0 0 5D 0 0 5E 0 0 5F 0 0
60 0 0 61 0 0 62 06 63 06
64 0 0 65 0 0 6 6 06 67 06
6 8 0 0 69 0 0 6 A 0 0 6 B 0 0
6 C 0 0 6 D 0 0 6 E 0 0 6 F 0 0
70 0 0 71 0 0 72 04 73 04
74 0 0 75 0 0 76 04 77 04
78 0 0 79 0 0 7A 0 0 7B 0 0
7C 0 0 7D 0 0 7E 0 0 7F 0 0
80 09 81 09 82 0 2 83 0 2
84 0 0 85 0 0 8 6 0 2 87 0 2
8 8 09 89 09 8 A 0 0 8 B 0 0
8 C 0 0 8 D 0 0 8 E 0 0 8 F 0 0
90 09 91 09 92 0 0 93 0 0
94 0 0 95 0 0 96 0 0 97 0 0
98 09 99 09 9A 0 0 9B 0 0
9C 0 0 9D 0 0 9E 0 0 9F 0 0
AO 08 A1 08 A2 0 2 A3 0 2
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Address Data Address Data Address Data Address Data
A4 0 0 A5 0 0 A 6 0 2 A7 0 2
A 8 08 A9 08 AA 0 0 AB 0 0
AC 0 0 AD 0 0 AE 0 0 AF 0 0
BO 08 B1 08 B2 0 0 B3 0 0
B4 0 0 B5 0 0 B 6 0 0 B7 0 0
B 8 08 B9 08 BA 0 0 BB 0 0
BC 0 0 BD 0 0 BE 0 0 BF 0 0
CO 0 1 Cl 0 1 C2 0 2 C3 0 2
C4 0 0 C5 0 0 C 6 0 2 C7 0 2
C 8 0 1 C9 0 1 CA 0 0 CB 0 0
CC 0 0 CD 0 0 CE 0 0 CF 0 0
DO 06 D1 0 1 D2 0 0 D3 0 0
D4 0 0 D5 0 0 D6 0 0 D7 0 0
D 8 0 1 D9 0 1 DA 0 0 DB 0 0
DC 0 0 DD 0 0 DE 0 0 DF 0 0
EO 0 0 El 0 0 E2 0 2 E3 0 2
E4 0 0 E5 0 0 E 6 0 2 E7 0 2
E8 0 0 E9 0 0 EA 0 0 EB 0 0
EC 0 0 ED 0 0 EE 0 0 EF 0 0
FO 0 0 FI 0 0 F2 0 0 F3 0 0
F4 0 0 F5 0 0 F 6 0 0 F7 0 0
F8 0 0 F9 0 0 FA 0 0 FB 0 0
FC 0 0 FD 0 0 FE 0 0 FF 0 0
1 0 0 0 2 1 0 1 09 1 0 2 06 103 08
104 0 0 105 0 0 106 06 107 0 0
108 0 0 109 09 lOA 0 0 lOB 0 0
IOC 0 0 lOD 0 0 lOE 0 0 lOF 0 0
1 1 0 0 0 1 1 1 09 1 1 2 04 113 08
114 0 0 115 0 0 116 04 117 0 0
118 0 0 119 09 llA 0 0 IIB 0 0
lie 0 0 IID 0 0 H E 0 0 IIF 0 0
1 2 0 0 2 1 2 1 08
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1 2 2 06 123 08
address Data Address Data Address Data Address Dai
124 0 0 125 0 0 126 06 127 0 0
128 0 0 129 08 12A 0 0 12B 0 0
12C 0 0 12D 0 0 12E 0 0 12F 0 0
130 0 0 131 08 132 04 133 08
134 0 0 135 0 0 136 04 137 0 0
138 0 0 139 08 13A 0 0 13B 0 0
13C 0 0 13D 0 0 13E 0 0 13F 0 0
140 0 2 141 0 1 142 06 143 0 0
144 0 0 145 0 0 146 06 147 0 0
148 0 0 149 0 1 14A 0 0 14B 0 0
14C 0 0 14D 0 0 14E 0 0 14F 0 0
150 0 0 151 0 1 152 04 153 0 0
154 0 0 155 0 0 156 04 157 0 0
158 0 0 159 0 1 15A 0 0 15B 0 0
15C 0 0 15D 0 0 15E 0 0 15F 0 0
160 0 2 161 0 0 162 06 163 0 0
164 0 0 165 0 0 166 06 167 0 0
168 0 0 169 0 0 16A 0 0 16B 0 0
16C 0 0 16D 0 0 16E 0 0 16F 0 0
170 0 0 171 0 0 172 04 173 0 0
174 0 0 175 0 0 176 04 177 0 0
178 0 0 179 0 0 17A 0 0 17B 0 0
17C 0 0 17D 0 0 17E 0 0 17F 0 0
180 0 2 181 09 182 0 2 183 08
184 0 0 185 0 0 186 0 2 187 0 0
188 0 0 189 09 18A 0 0 18B 0 0
18C 0 0 18D 0 0 18E 0 0 18F 0 0
190 0 0 191 09 192 0 0 193 08
194 0 0 195 0 0 196 0 0 197 0 0
198 0 0 199 09 19A 0 0 19B 0 0
19C 0 0 19D 0 0 19E 0 0 19F 0 0
lAO 0 2 lAl 08 1A2 0 2 1A3 08
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Vddress Data Address Data Address Data Address Data
1A4 0 0 1A5 0 0 1A6 0 2 1A7 0 0
1A8 0 0 1A9 08 lAA 0 0 lAB 0 0
lAC 0 0 lAD 0 0 lAE 0 0 lAF 0 0
IBO 0 0 IBl 08 1B2 0 0 1B3 08
1B4 0 0 IBS 0 0 1B6 0 0 1B7 0 0
1B8 0 0 1B9 08 IBA 0 0 IBB 0 0
IBC 0 0 IBD 0 0 IBE 0 0 IBF 0 0
ICO 0 0 ICl 08 1C2 04 1C3 08
1C4 0 0 1C5 0 0 1C6 04 1C7 0 0
1C8 0 0 1C9 08 ICA 0 0 ICB 0 0
ICC 0 0 ICD 0 0 ICE 0 0 ICF 0 0
IDO 0 0 IDl 0 1 1D2 0 0 1D3 0 0
1D4 0 0 IDS 0 0 1D6 0 0 1D7 0 0
1D8 0 0 1D9 0 1 IDA 0 0 IDB 0 0
IDC 0 0 IDD 0 0 IDE 0 0 IDF 0 0
lEO 0 2 lEl 0 0 1E2 0 2 1E3 0 0
1E4 0 0 1E5 0 0 1E6 0 2 1E7 0 0
1E8 0 0 1E9 0 0 lEA 0 0 lEB 0 0
lEC 0 0 lED 0 0 lEE 0 0 lEF 0 0
IFO 0 0 IFl 0 0 1F2 0 0 1F3 0 0
1F4 0 0 1F5 0 0 1F6 0 0 1F7 0 0
1F8 0 0 1F9 0 0 IFA 0 0 IFB 0 0
IFC 0 0 IFD 0 0 IFE 0 0 IFF 0 0
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10.6 Detailed Results of Inverter Operation 
Sinusoidal Voltage Output
Fig 4.27 Fig 4.28 Fig 4.29
Input voltage (v dc) 88.4 95.5 94.5
Input current (A d c ) 6.5 3.1 2.5
Load voltage (v rms) 238 238 236
Load current (A rms) 2 . 1 2 . 0 2 . 0
Efficiency 87% 77% 81%
Load type unity pf 0.47 lead 0.4 lag
Load resistance 120 Ohms 250 Ohms 48 Ohms
Load capacitance - 23.5 ynF -
Load inductance — — 349 mH
Harmonic Analysis
Figures 4.30 to 4.32 Inclusive - Unity power factor
Inverter supplying load Mains supplying load
fig 4.30 fig 4.32 fig 4.31
Frequency voltage current voltage
(Hz) (V rms) (A rms) (V rms)
40 0.59 - -
45 118.0 - 124.0
50 242.0 2 . 0 2 244.0
55 123.0 - 1 2 1 . 0
60 0 . 6 6 - -
1 0 0 - 0.004 0.42
150 2.27 0.017 2.14
2 0 0 - 0 . 0 0 2 -
250 0.59 0.005 3.09
350 0.48 0.003 1.37
319
Figures 4.33 to 4.35 inclusive - 0.4 pf leading load
Inverter supplying load Mains supplying load
fig 4.33 fig 4.35 fig 4.34
Frequency voltage current voltage
(Hz) (V rms) (A rms) (V rms)
45 1 2 2 . 0 - 1 2 2 . 0
50 243.0 2.02 251.0
55 1 2 2 . 0 - 129.0
1 0 0 0.52 0.009 0.61
150 2.34 0.053 2.06
2 0 0 - 0.006 -
250 1.15 0.043 3.08
350 0.59 0.033 2.26
400 - - 0.55
450 0.45 0.028 -
500 - 0.004 0.48
550 - 0 . 0 1 0.41
650 - 0.008 -
755 - 0 . 0 1 2 -
800 - 0.004 -
855 - 0.004 -
955 - 0.006 -
1055 - 0.008 -
1155 - 0.005 -
1255 - 0 . 0 2 0 -
1355 - 0.006 -
1455 - 0.009 -
1555 - 0.005 -
1655 - 0.004 -
1855 — 0.004 —
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Figures 4.36 to 4.38 inclusive - 0.4 pf lagging load
Inverter supplying load Mains supplying load
fig 4.36 fig 4.38 fig 4.37
Frequency voltage current voltage
(Hz) (V rms) (A rms) (V rms)
45 1 2 2 . 0 - 123.0
50 240.0 1.96 248.0
55 118.0 - 125.0
1 0 0 0.50 - 0.57
150 0.65 0.037 1.94
250 0.81 0.009 2.87
350 0 . 6 8 0.005 2.13
400 - - 0.48
450 0.40 0 . 0 0 2 -
550 0.44
Inverter Step Response
Fig 4.39 Fig 4.40 Fig 4.41
Input voltage (v dc) 87.6 92.3 90.5
Input current (A d c ) 4.6 2.7 2 . 6
Load type Unity pf Leading Lagging
Load resistance 160 Ohms 280 Ohms 220 Ohms
Load capacitance - 4 ^F -
Load inductance 350 mH
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Non-Linear Loads
Fig 4.42a Fig 4.42b
Inverter input voltage (v dc) 90.3 89.5
Inverter input current (A dc) 3.6 2.4
Inverter output voltage (v ac) 240 240
Inverter output current (A ac) 1 . 6 1.05
Load voltage (v d c ) 255 315
Load current (A dc) 1 0.5
Load voltage ripple (v pk-pk) 2 0 0 50
Load resistance (Ohms) 258 617
Filter capacitance (pF) 27 84
Load-filter time constant (ms) 7 51.8
Power conversion efficiency (%) 78.5 72.6
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10.7 Analysis of Inverter Power Losses
10.7.1 Inverter Losses for resistive Load
The inverter power conversion efficiency for the unity 
power factor load of figure 4.27, detailed in section 
10.6, is 87%. The power loss is 75 Watts.
The rms value of bridge current is given by;-
^bridge ^load * ^ a7.1
Hence I^ridge ~ ^2.5 Amperes (N = 5.2)
10.7.2 Loss Elements
(a) Conduction Loss
Assuming two bridge devices are always conducting with 
an average voltage drop of 1.8 volts each, then:-
P , = 2 * 1 . 8  * 1 2 . 5  = 4 5  Wattscond
(b) Transistor Switching Loss 
From reference 65:-
^switch = 0-5-Vcc-Ic-tc'f
For the following measured and data sheet values:-
= 88.4 volts 
I^ = 12.5 Amperes 
= 2 ps (max) 
f = 2850 Hz
The switching loss = 3.15 Watts per transistor.
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It can be seen that the switching loss per transistor 
is only 14% of its average conduction loss.
Total transistor switching loss (2 transistors) is 
6.3 Watts.
(c) Transformer Copper Loss
Neglecting filter capacitor capacitor current;
Ptrf = <Load>" • ''eQ *7-3
where is the transformer equivalent circuit copper
loss resistance (4.73 Ohms).
Hence = 20.8 Watts
This leaves 2.9 Watts which is attributed to the 
filter and transformer no-load losses.
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10.8 Inverter - SVC Programmable Voltage Reference
8 . 1 Phase Shift Reference Sinwave Firmware
address Data Address Data Address Data Address Dat<
@ 00 04 3C D7 78 A2 B4 04
0 1 05 3D DA 79 9E B5 05
0 2 06 3E DD 7A 99 B6 06
03 08 3F EO 7B 95 B7 08
04 09 40 E3 7C 91 B8 09
05 OB 41 E6 7D 8 C B9 OB
06 OD 42 E8 7E 8 8 BA OD
07 OF 43 EB 7F 83 BB OF
08 1 1 44 ED $ 80 7F BC 1 1
09 13 45 EF 81 7B BD 13
OA 16 46 FI 82 76 BE 16
OB 18 47 F3 83 72 BF 18
OC IB 48 F5 84 6 D CO IB
OD IE 49 F6 85 69 Cl IE
OE 2 1 4A F8 8 6 65 C2 2 1
OF 24 4B F9 87 60 C3 24
1 0 27 * 4C FA 8 8 5C C4 27
1 1 2A 4D FB 89 58 C5 2A
1 2 2D 4E FC 8 A 54 C6 2D13 31 4F FD 8 B 4F C7 31
14 34 50 FD 8 C 4B C8 3415 38 51 FE 8 D 47 C9 38
16 3C 52 FE 8 E 43 CA 3C17 3F + 53 FE 8 F 40 CB 3F
18 43 54 FE 90 3C CC 4319 47 55 FE 91 38 CD 47
lA 4B 56 FD 92 34 CE 4BIB 4F 57 FD 93 31 CF 4F
1C 54 58 FC 94 2D DO 54ID 58 59 FB 95 2A D1 58
IE 5C 5A FA 96 27 D2 5C
IF 60 5B F9 97 24 D3 60
2 0 65 5C F8 98 2 1 D4 65% 21 69 5D F6 99 IE D5 69
2 2 6 D 5E F5 9A IB D6 6 D
23 72 5F F3 9B 18 D7 72
24 76 60 FI 9C 16 D8 7625 7B 61 EF 9D 13 D9 7B
$ 26 7F 62 ED 9E 1 1 $ DA 7F
27 83 63 EB 9F OF DB 83
28 8 8 64 E8 AO OD DC 8 8
29 8 C 65 E6 A1 OB DD 8 C
2A 91 6 6 E3 A2 09 DE 91
& 2B 95 67 EO A3 08 DF 95
2C 99 6 8 DD A4 06 EO 99
2D 9E 69 DA A5 05 El 9E2E A2 6 A D7 A6 04 E2 A2
2F A6 6 B D4 A7 03 E3 A6
30 AA 6 C D1 A8 0 2 E4 AA
31 AF 6 D CD A9 0 1 E5 AF
32 B3 6 E CA AA 0 1 E6 B3
33 B7 6 F C6 AB 0 0 E7 B7
34 BB 70 C2 AC 0 0 E8 BB35 BE 71 BF ? AD 0 0 E9 BE
36 C2 72 BB AE 0 0 EA C237 C6 73 B7 AF 0 0 EB C6
38 CA 74 B3 BO 0 1 EC CA39 CD 75 AF B1 0 1 ED CD
3A D1 76 AA B2 0 2 EE D1
3B D4 77 A6 1 B3 03 EF D4
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Address Data Address Data Address Data Address Dat<
FO D7 F4 E3 F8 ED FC F5FI DA F5 E6 F9 EF FD F6F2 DD F6 E8 FA FI FE F8











Extent of phase lag for continuous waveform
Extent of phase lead for continuous waveform
End of reference cycle for max. phase lag 
End of reference cycle for min. phase lead
10.8.2 Inverter Voltage Set By VREF Attenuation Word
Attenuation Word (CFFA^) Inverter Output Voltage (rms)
180v
195v








10.9 Details of SVC-UPS Results
MAINS UP MAINS FAILED
Fig 8.16 Unity p.f.
(load 2A 240v)
^DCLINK 105v (48 cells) 92.5V (48
^DCLINK + 1.3A — 6A
^MAINS 2 .8A OA
EIV 180v 240v
PHASE 0 ° w.r.t. mains 0 ° w.r.t.
Fig 8.17 0.4 p.f.
(2A 240v lagging)




PHASE -38° 0 °
Fig 8.18 0.4 p.f.
(2A 240v leading)




PHASE +38° 0 °
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